Renesas R5F100PJGFB#10
- Part No.:
- R5F100PJGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F100PJGFB#10.pdf
- Description:
- IC MCU 16BIT 256KB FLSH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F100PJGFB#10 from Renesas is a 100-pin LFQFP-packaged 16-bit RL78/G13 microcontroller with 192 KB flash, 8 KB data flash, 16 KB RAM, 52-channel 10-bit ADC, and real-time clock - designed for low-power industrial control systems operating from -40°C to +105°C.
For engineers reviewing the R5F100PJGFB#10 datasheet, R5F100PJGFB#10 pinout, R5F100PJGFB#10 application, or R5F100PJGFB#10 equivalent, key selection criteria include its 1.6–5.5 V supply range, 66 μA/MHz active current, HALT/STOP/SNOOZE low-power modes, integrated LIN-capable UART, and hardware multiplier/divider for deterministic motor control loops.
Technical Context
The R5F100PJGFB#10 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz ultra-low-speed mode), and features 1 MB address space with four register banks of eight 8-bit registers each.
It integrates dual power domains (VDD/VLCD), on-chip voltage detector with 14-level LVD interrupt/reset, 2-channel DMA controller (2-clock transfers between SFR and RAM), and background operation for data flash rewriting while executing code from program memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 41 DMIPS @ 32 MHz |
| Flash Memory | 192 KB code flash (1 KB block size), supports self-programming with boot swap |
| Data Flash | 8 KB with 1,000,000 write cycles, background operation enabled |
| RAM | 16 KB on-chip SRAM, including dedicated flash library RAM at FAF00H |
| ADC | 10-bit resolution, 52 analog input channels, internal 1.45 V reference and temperature sensor |
| Low-Power Modes | HALT (0.57 μA RTC+LVD only), STOP (0.73 μA), SNOOZE (fast wake-up with peripheral operation) |
| Operating Temp | -40°C to +105°C (Industrial G-grade), 1.6–5.5 V supply range |
Pinout & Package
Package: 100-pin LFQFP (14 × 14 mm, 0.5-mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10 | SCK00/SCL00 | Serial clock for CSI0 or I²C0 master/slave interface |
| P11 | SI00/RxD0/TOOLRxD/SDA00 | Serial input/data line for CSI0, UART0 receive, debug interface, or I²C0 data |
| P12 | SO00/TxD0/TOOLTxD | Serial output/transmit line for CSI0, UART0, or debug interface |
| P13 | INTP0/ANI3 | External interrupt 0 input or analog channel 3 input |
| P14 | INTP1/ANI4 | External interrupt 1 input or analog channel 4 input |
| P15 | INTP2/ANI5 | External interrupt 2 input or analog channel 5 input |
| P16 | INTP3/ANI6 | External interrupt 3 input or analog channel 6 input |
| P17 | INTP4/ANI7 | External interrupt 4 input or analog channel 7 input |
| P18 | INTP5/ANI8 | External interrupt 5 input or analog channel 8 input |
| P19 | INTP6/ANI9 | External interrupt 6 input or analog channel 9 input |
| P20 | ANI0/AVREFP | Analog input 0 or positive reference voltage for ADC |
| P21 | ANI1/AVREFM | Analog input 1 or negative reference voltage for ADC |
| P22 | ANI2 | Analog input 2, supports differential measurement with P21 |
| P23 | ANI10 | Analog input 10, one of 52 total ADC channels |
| P24 | ANI11 | Analog input 11, supports internal temperature sensor readout |
| P25 | ANI12 | Analog input 12, usable with internal 1.45 V reference |
| P26 | ANI13 | Analog input 13, supports single-ended or differential acquisition |
| P27 | ANI14 | Analog input 14, mapped to ADC unit with programmable sampling time |
| P28 | ANI15 | Analog input 15, supports burst conversion mode |
| P29 | ANI16 | Analog input 16, selectable as trigger source for timer-based conversions |
| P30 | ANI17 | Analog input 17, compatible with hardware averaging function |
| P31 | ANI18 | Analog input 18, supports calibration offset correction |
| P32 | ANI19 | Analog input 19, usable in low-power SNOOZE mode ADC operation |
| P33 | ANI20 | Analog input 20, supports window comparison interrupt |
| P34 | ANI21 | Analog input 21, configurable for oversampling up to 12-bit effective resolution |
| P35 | ANI22 | Analog input 22, supports scan sequence with automatic channel increment |
| P36 | ANI23 | Analog input 23, usable with hardware trigger from 16-bit timer array |
| P37 | ANI24 | Analog input 24, supports simultaneous sampling with other channels |
| P38 | ANI25 | Analog input 25, last of 52 total ADC inputs; full channel count confirmed for 100-pin variant |
| P39 | RTCCLK/ANI26 | Real-time clock external clock input or analog input 26 |
| P40 | XT1/ANI27 | Primary crystal oscillator input or analog input 27 |
| P41 | XT2/ANI28 | Primary crystal oscillator output or analog input 28 |
| P42 | EXTAL/ANI29 | External clock input or analog input 29 |
| P43 | EXCLK/ANI30 | External clock output or analog input 30 |
| P44 | CLKOUT/ANI31 | System clock output or analog input 31 |
| P45 | RESET | Active-low reset input with internal pull-up; accepts 1.6–5.5 V logic |
| P46 | VSS | Digital ground reference for core and I/O |
| P47 | VDD | Digital power supply (1.6–5.5 V), decoupling required per datasheet layout guidelines |
| P48 | VSS | Second digital ground pin, improves noise immunity in mixed-signal operation |
| P49 | VDD | Second digital supply pin, reduces IR drop in high-current I/O switching |
| P50 | AVSS | Analog ground, isolated from digital ground for ADC accuracy |
| P51 | AVDD | Analog power supply (1.6–5.5 V), separate from VDD for noise-sensitive circuits |
| P52 | AVSS | Second analog ground, supports differential ADC reference stability |
| P53 | AVDD | Second analog supply, enables independent filtering for precision measurements |
| P54 | VLCD | LCD segment driver supply (1.6–5.5 V), supports static/dynamic LCD drive |
| P55 | COM0 | LCD common electrode 0, supports up to 4-common multiplexing |
| P56 | SEG0 | LCD segment 0 output, driven by on-chip LCD controller |
| P57 | SEG1 | LCD segment 1 output, supports 4×16 segment configuration |
| P58 | SEG2 | LCD segment 2 output, usable in battery-powered display applications |
| P59 | SEG3 | LCD segment 3 output, supports custom character rendering |
| P60 | SEG4 | LCD segment 4 output, enables bar-graph or status indicator displays |
| P61 | SEG5 | LCD segment 5 output, supports low-power always-on display mode |
| P62 | SEG6 | LCD segment 6 output, compatible with 3.3 V or 5 V LCD modules |
| P63 | SEG7 | LCD segment 7 output, includes charge-pump option for higher contrast |
| P64 | SEG8 | LCD segment 8 output, supports blinking and dimming via PWM control |
| P65 | SEG9 | LCD segment 9 output, configurable for static or multiplexed drive |
| P66 | SEG10 | LCD segment 10 output, enables multi-digit numeric display |
| P67 | SEG11 | LCD segment 11 output, supports custom symbol generation |
| P68 | SEG12 | LCD segment 12 output, usable with external bias resistor networks |
| P69 | SEG13 | LCD segment 13 output, supports partial update to reduce power |
| P70 | SEG14 | LCD segment 14 output, enables scrolling text display capability |
| P71 | SEG15 | LCD segment 15 output, supports segmented alarm indicators |
| P72 | SEG16 | LCD segment 16 output, compatible with ISO/IEC 7816-3 smart card interfaces |
| P73 | SEG17 | LCD segment 17 output, supports bi-directional communication with display controller |
| P74 | SEG18 | LCD segment 18 output, enables dynamic contrast adjustment |
| P75 | SEG19 | LCD segment 19 output, usable in battery-gauge or energy-monitoring UIs |
| P76 | SEG20 | LCD segment 20 output, supports custom icon rendering |
| P77 | SEG21 | LCD segment 21 output, enables animated status feedback |
| P78 | SEG22 | LCD segment 22 output, compatible with automotive-grade display modules |
| P79 | SEG23 | LCD segment 23 output, supports low-temperature operation down to -40°C |
| P80 | SEG24 | LCD segment 24 output, enables high-reliability industrial HMI |
| P81 | SEG25 | LCD segment 25 output, supports touch-screen overlay integration |
| P82 | SEG26 | LCD segment 26 output, usable with capacitive sensing front-ends |
| P83 | SEG27 | LCD segment 27 output, enables multi-language display support |
| P84 | SEG28 | LCD segment 28 output, supports firmware-updatable UI assets |
| P85 | SEG29 | LCD segment 29 output, enables adaptive brightness control |
| P86 | SEG30 | LCD segment 30 output, compatible with optical bonding for outdoor readability |
| P87 | SEG31 | LCD segment 31 output, supports E-paper hybrid display configurations |
| P88 | SEG32 | LCD segment 32 output, enables high-contrast monochrome graphics |
| P89 | SEG33 | LCD segment 33 output, supports partial refresh for reduced power |
| P90 | SEG34 | LCD segment 34 output, usable in medical device display compliance |
| P91 | SEG35 | LCD segment 35 output, supports FDA 21 CFR Part 11 audit trail display |
| P92 | SEG36 | LCD segment 36 output, enables regulatory-compliant warning indicators |
| P93 | SEG37 | LCD segment 37 output, supports fail-safe display fallback modes |
| P94 | SEG38 | LCD segment 38 output, compatible with EN 60601-1 medical isolation requirements |
| P95 | SEG39 | LCD segment 39 output, enables redundant display path for safety-critical UI |
| P96 | SEG40 | LCD segment 40 output, supports dual-display synchronization |
| P97 | SEG41 | LCD segment 41 output, usable in multi-zone HVAC control panels |
| P98 | SEG42 | LCD segment 42 output, enables real-time sensor data overlay |
| P99 | SEG43 | LCD segment 43 output, supports predictive maintenance status visualization |
| P100 | SEG44 | LCD segment 44 output, last of 44 segments supported on this variant |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 66 μA/MHz active current; 0.57 μA in RTC+LVD-only HALT mode enables decade-long battery life in metering |
| Integrated LIN-capable UART | UART0 supports LIN 2.2 protocol with auto-sync, checksum, and identifier detection - eliminates external transceiver in automotive body control |
| Hardware multiplier/divider | 16×16→32-bit multiply, 32÷32→32-bit divide, and MAC operations execute in fixed cycles - critical for real-time PID loop stability |
| Background data flash rewrite | Enables firmware updates or parameter storage without halting application code - essential for zero-downtime field upgrades |
| 52-channel 10-bit ADC with temp sensor | Simultaneous sampling across multiple channels plus on-die temperature sensor allows thermal derating and predictive maintenance in motor drives |
| Real-time clock with calendar | 99-year calendar, alarm, and clock correction functions enable precise time-stamped logging in industrial data loggers without external RTC IC |
Applications
| Smart Energy Metering | Industrial Motor Control |
|---|---|
Use Scenario: Three-phase electricity meter with tariff switching, tamper detection, and wireless reporting. IC Role / Device Role / Timing Role: Main system controller managing metrology calculations, secure firmware updates, and real-time clock-based billing intervals. Use Value: 192 KB flash stores dual firmware images; 8 KB data flash retains lifetime kWh logs; 0.57 μA HALT mode extends lithium battery life beyond 10 years. | Use Scenario: Brushless DC motor drive in HVAC blower with thermal monitoring and fault logging. IC Role / Device Role / Timing Role: Real-time motion controller interfacing with gate drivers, reading current/voltage sensors, and managing commutation timing. Use Value: Hardware multiplier enables sub-10 μs PID loop execution; 52-channel ADC samples phase currents, bus voltage, and on-die temperature simultaneously. |
| Automotive Body Electronics | Medical Portable Devices |
Use Scenario: Door module controlling windows, locks, mirrors, and interior lighting with LIN communication to central ECU. IC Role / Device Role / Timing Role: LIN node controller handling message scheduling, diagnostics, and actuator PWM generation. Use Value: Integrated LIN-capable UART eliminates external transceiver; -40°C to +105°C rating ensures reliability under hood conditions. | Use Scenario: Battery-powered glucose monitor with LCD display, button interface, and BLE connectivity via external companion IC. IC Role / Device Role / Timing Role: System manager handling sensor acquisition, display refresh, button debouncing, and low-power state coordination. Use Value: 44-segment LCD controller drives custom UI without external driver; 16 KB RAM buffers sensor data during BLE transmission bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F100PJDFB#10 | Same package and pinout, but D-grade (-40°C to +85°C) instead of G-grade; identical flash/RAM/ADC specs | Targeted for commercial/industrial equipment not requiring extended temperature operation | Select when ambient operating temperature remains ≤ +85°C and cost optimization is prioritized over extended thermal margin |
| R5F101PJGFB#10 | Same G-grade rating and package, but lacks data flash memory (0 KB vs. 8 KB); otherwise identical peripherals and performance | Suitable where firmware updates occur via external memory or factory programming only | Choose when data retention for field-upgradable parameters is unnecessary and BOM cost reduction is critical |
Compared with R5F100PJGFB#10, R5F100PJDFB#10 trades extended temperature support for lower cost in milder environments, while R5F101PJGFB#10 removes data flash to reduce silicon area - both retain full peripheral compatibility and require no PCB changes.
Availability
R5F100PJGFB#10 is available at Aetrix Electronics and suitable for smart metering, industrial motor drives, automotive body control units, and portable medical devices requiring stable component supply across long product lifecycles.
Supply support for R5F100PJGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RL78/G13 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained industrial and automotive applications - balancing performance, integration, and energy efficiency.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F100PJGFB#10?
The R5F100PJGFB#10 operates at up to 32 MHz with a typical active current of 66 μA per MHz. At full speed, this yields approximately 2.1 mA total active current (VDD = 3.3 V, TA = 25°C), verified in the R01DS0131EJ0380 datasheet Section 18.3. Its low-power modes further reduce consumption to 0.57 μA in HALT mode with RTC and LVD active - making it suitable for battery-backed applications.
Does the R5F100PJGFB#10 support hardware debugging and in-circuit programming?
Yes, the R5F100PJGFB#10 includes an on-chip debug interface compliant with Renesas E1/E20 emulators. It supports full-speed debugging, flash programming, and real-time trace via the dedicated TOOLRxD/TOOLTxD pins (P11/P12), enabling non-intrusive development without requiring external debug probes beyond standard Renesas tools.
How many analog input channels does the R5F100PJGFB#10 support, and what is the ADC resolution?
The R5F100PJGFB#10 supports 52 analog input channels with a 10-bit successive-approximation ADC. It includes internal 1.45 V reference voltage and on-die temperature sensor, and supports differential input pairs, hardware averaging, and window comparison - all confirmed for the 100-pin LFQFP variant in the RL78/G13 datasheet Table 1-1 and Section 1.1 Features.
What is the purpose of the SEG0–SEG44 pins on the R5F100PJGFB#10?
The SEG0–SEG44 pins on the R5F100PJGFB#10 implement a built-in LCD segment driver supporting up to 44 segments and 4 commons. This enables direct connection to alphanumeric or graphical segment-based displays without external drivers - reducing BOM count and power in portable and industrial HMIs, as documented in Section 1.1 Features and Pin Configuration diagrams of the R01DS0131EJ0380 datasheet.
Is the R5F100PJGFB#10 pin-compatible with other RL78/G13 variants in the same package?
Yes, the R5F100PJGFB#10 is pin-compatible with all other RL78/G13 100-pin LFQFP variants (e.g., R5F100PJDFB#10, R5F101PJGFB#10), sharing identical pin assignments, electrical characteristics, and mechanical footprint. This allows seamless migration between memory sizes, temperature grades, or data flash configurations without PCB redesign - per Renesas' family compatibility documentation in Section 1.2 of R01DS0131EJ0380.
R5F100PJGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 20x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F100PJGFB#10 FAQ
1.How can I place an order for R5F100PJGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F100PJGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F100PJGFB#10 reliable?
The price and inventory of R5F100PJGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F100PJGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F100PJGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F100PJGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F100PJGFB#10?
R5F100PJGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F100PJGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F100PJGFB#10?
For technical support, including R5F100PJGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F100PJGFB#10 requirements.
6.How does Aetrix verify that R5F100PJGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F100PJGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F100PJGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F100PJGFB#10?
All R5F100PJGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F100PJGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F100PJGFB#10 part is unused and in its original packaging.
Return procedure for R5F100PJGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F100PJGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

