Renesas R5F101GCANA#60
- Part No.:
- R5F101GCANA#60
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F101GCANA#60.pdf
- Description:
- 16BIT MCU RL78/G13 32K 48HWQFN -
- Quantity:
- Payment:

- Shipping:

Inventory:3,397
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F101GCANA#60 from Renesas is a 32-bit RL78/G13 microcontroller with 128 KB flash memory, 8 KB data flash, and 12 KB RAM, operating at up to 32 MHz (41 DMIPS), featuring ultra-low power consumption (66 μA/MHz active, 0.57 μA RTC+LVD mode) and integrated peripherals including 10-bit ADC (26 channels), RTC, UART, I²C, SPI, and 16-bit timers - used in battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F101GCANA#60 datasheet, R5F101GCANA#60 pinout, R5F101GCANA#60 application, or R5F101GCANA#60 equivalent, key selection criteria include its HWQFN-32 package, absence of on-chip data flash (R5F101x series), -40°C to +85°C industrial temperature grade (D suffix), and support for SNOOZE mode for low-power sensor wake-up.
Technical Context
The R5F101GCANA#60 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting variable instruction execution time (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It integrates a high-accuracy ±1.0% on-chip oscillator (selectable 1–32 MHz), 14-level LVD, and background operation for data flash rewriting.
Its peripheral set includes up to 16 × 16-bit timers, 1 × real-time clock with calendar/alarm, 2–4 DMA channels, and serial interfaces (CSI, UART/LIN, I²C) configurable across multiple pins - enabling deterministic timing control and mixed-signal interfacing without external clock sources or flash controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Clock Speed | 32 MHz (41 DMIPS); supports dynamic frequency scaling via on-chip oscillator |
| Memory | 128 KB code flash, 0 KB data flash (R5F101x series), 12 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.57 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 26 input channels, internal 1.45 V reference, and temperature sensor |
| Digital Peripherals | Up to 16 × 16-bit timers, 1 × RTC, 2–4 UART/LIN, 3–10 I²C, 2–8 CSI (SPI-compatible) channels |
| Operating Voltage | 1.6 V to 5.5 V single supply; supports direct interface with 1.8/2.5/3.0 V logic |
| Temperature Range | -40°C to +85°C (industrial grade D variant) |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5-mm pitch), moisture-sensitive level 3, RoHS-compliant, thermal pad exposed on bottom.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure stable core and I/O rail decoupling; supports 1.6–5.5 V operation |
| P10/SCK00/SCL00 | Primary serial clock | Configurable as CSI0 clock or I²C clock; enables synchronous communication with sensors or EEPROMs |
| P11/SI00/RxD0/TOOLRxD/SDA00 | Serial data input / UART receive | Multi-function pin supports debug (TOOLRxD), UART, CSI, and I²C data - simplifies board routing |
| P20/ANI0/AVREFP | Analog input / ADC reference positive | Primary ADC channel with selectable AVREFP; allows ratiometric sensing using external reference |
| P21/ANI1/AVREFM | Analog input / ADC reference negative | Paired with P20 for differential ADC measurements or AVREFM setting |
| RESET | Active-low reset input | Accepts external reset signal; internally tied to POR and LVD circuits for fail-safe startup |
| CLKP/CLKM | External crystal oscillator inputs | Supports 32.768 kHz crystal for RTC accuracy; optional for high-precision timing |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode | Enables UART or timer-triggered wake-up from STOP mode with sub-μA current draw - ideal for periodic sensor polling |
| Self-programming flash | Supports in-application firmware updates without external programmer; includes boot swap and flash shield window |
| Background operation (BGO) | Allows code execution from flash while rewriting data flash - eliminates interrupt latency during parameter storage |
| On-chip voltage detector (LVD) | 14 programmable threshold levels enable precise brown-out detection and graceful shutdown before supply collapse |
| Different-potential I/O | N-ch open-drain ports tolerate 6 V; supports direct connection to 1.8/2.5/3.0 V peripherals without level shifters |
| Hardware multiplier/divider | 16×16→32-bit multiply and 32÷32→32-bit divide accelerate motor control and sensor fusion math |
Applications
| Smart Energy Meters | Industrial Temperature Sensors |
|---|---|
Use Scenario: Two-way communication and tariff calculation in DIN-rail mounted electricity meters with tamper detection. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing RS-485/LIN communication, and logging energy data to flash. Use Value: Ultra-low STOP-mode current (0.57 μA) extends backup battery life beyond 10 years; RTC calendar ensures accurate billing intervals. | Use Scenario: Wireless node measuring ambient and surface temperature in factory automation systems. IC Role / Device Role / Timing Role: Sensor hub acquiring analog inputs, performing linearization, and transmitting via UART-to-LoRa gateway. Use Value: Integrated 10-bit ADC with 26 channels and internal temperature sensor eliminate external signal conditioning; SNOOZE mode reduces average current to <2 μA per reading cycle. |
| Home Appliance Motor Control | Medical Portable Monitors |
Use Scenario: Brushless DC motor commutation in HVAC blowers with overcurrent and thermal protection. IC Role / Device Role / Timing Role: Real-time PWM generator with dead-time insertion, ADC sampling for current sensing, and fault handling. Use Value: Hardware multiplier accelerates Clarke/Park transforms; 16-bit timers provide 15.6 ns resolution for precise phase alignment. | Use Scenario: Battery-powered pulse oximeter acquiring photodiode signals and driving OLED display. IC Role / Device Role / Timing Role: Signal acquisition controller managing synchronized LED drive, ADC sampling, and SPI display interface. Use Value: Single-supply 1.6–5.5 V operation enables direct Li-ion battery use; 12 KB RAM buffers waveform data for offline analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F100GCANA#60 | Includes 8 KB data flash; same pinout, package, and peripheral set | Required when non-volatile parameter storage (e.g., calibration data) must survive power loss | Select if field-updatable configuration storage is needed; otherwise R5F101GCANA#60 saves cost and flash overhead |
| RL78/G14 R5F104GCAFA#50 | 64-pin LQFP, 256 KB flash, 32 KB RAM, enhanced security (AES, TRNG), USB interface | Used in host-connected devices requiring secure firmware updates or human interface | Choose for higher memory, USB connectivity, or cryptographic features; not pin-compatible |
Compared with R5F100GCANA#60, the R5F101GCANA#60 removes data flash to reduce cost and die size while retaining identical timing, power, and peripheral performance - making it optimal for fixed-parameter embedded control. The RL78/G14 alternative trades compactness for expanded memory and security, targeting more complex connected applications.
Availability
R5F101GCANA#60 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, home appliance control, and portable medical devices requiring stable component supply across multi-year production cycles.
Supply support for R5F101GCANA#60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G13 product line delivers ultra-low-power 32-bit MCUs optimized for cost-sensitive, battery-operated industrial and consumer equipment requiring long service life and robust peripheral integration.
FAQ
What is the flash memory configuration of the R5F101GCANA#60?
The R5F101GCANA#60 contains 128 KB of on-chip code flash memory and no dedicated data flash memory (R5F101x series designation confirms data flash omission). It does include 12 KB of RAM for runtime variables and stack. Code flash supports block erase (1 KB), self-programming, and boot swap functionality - enabling field firmware updates without external tools. The absence of data flash reduces cost and die area while maintaining full code execution capability.
Does the R5F101GCANA#60 support real-time clock (RTC) functionality?
Yes, the R5F101GCANA#60 integrates a full-featured RTC with calendar support (99-year range), alarm interrupt, and clock correction function. It operates independently in STOP mode using the 32.768 kHz subsystem clock, drawing only 0.57 μA when active with LVD enabled. The RTC can be driven by an external crystal on CLKP/CLKM pins or the internal low-speed oscillator, ensuring accurate timekeeping for metering, scheduling, and timestamping in battery-powered applications.
What package type and pin count does the R5F101GCANA#60 use?
The R5F101GCANA#60 uses a 32-pin HWQFN package (5 × 5 mm, 0.5-mm pitch) with an exposed thermal pad. This package is designated by the "NA" suffix in Renesas' part numbering scheme and is compatible with standard QFN reflow profiles. Pin compatibility is maintained across all R5F101x series 32-pin variants (e.g., R5F101BCANA#60, R5F101CCANA#60), allowing drop-in replacement within the same memory configuration group.
How does the R5F101GCANA#60 achieve ultra-low power operation?
The R5F101GCANA#60 achieves ultra-low power through multiple hardware features: HALT mode (core stopped, peripherals active), STOP mode (all clocks halted except RTC/LVD), and SNOOZE mode (selected peripherals remain active during STOP for event-triggered wake-up). Its 66 μA/MHz active current and 0.57 μA STOP current are enabled by Renesas' proprietary low-leakage process and dynamic voltage scaling. These modes are controlled via dedicated system registers and require no external components - reducing BOM cost and PCB area.
Can the R5F101GCANA#60 interface directly with 1.8 V or 3.3 V peripherals?
Yes, the R5F101GCANA#60 supports different-potential I/O: its N-ch open-drain ports tolerate up to 6 V, and input thresholds are compatible with 1.8 V, 2.5 V, and 3.0 V logic families. When powered from 3.3 V, its I/O pins operate at 3.3 V levels with TTL-compatible inputs - enabling direct connection to common sensors, displays, and transceivers without level-shifting circuitry. This simplifies design and improves signal integrity in mixed-voltage systems.
R5F101GCANA#60 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G13
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, SPI, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F101GCANA#60 FAQ
1.How can I place an order for R5F101GCANA#60 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F101GCANA#60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F101GCANA#60 reliable?
The price and inventory of R5F101GCANA#60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F101GCANA#60 is usually 5 days.
3.What payment methods are accepted for R5F101GCANA#60?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F101GCANA#60 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F101GCANA#60?
R5F101GCANA#60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F101GCANA#60 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F101GCANA#60?
For technical support, including R5F101GCANA#60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F101GCANA#60 requirements.
6.How does Aetrix verify that R5F101GCANA#60 is sourced from the original manufacturer or authorized distributors?
All R5F101GCANA#60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F101GCANA#60 meets industry standards.
7.What is the process for return or replacement of R5F101GCANA#60?
All R5F101GCANA#60 units undergo pre-shipment inspection (PSI). If there is an issue with R5F101GCANA#60, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F101GCANA#60 part is unused and in its original packaging.
Return procedure for R5F101GCANA#60:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F101GCANA#60 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

