Renesas R5F10266ASP#35
- Part No.:
- R5F10266ASP#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10266ASP#35.pdf
- Description:
- IC MCU 16BIT 2KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,734
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10266ASP#35 from Renesas Electronics is a 20-pin RL78/G12 16-bit microcontroller designed for ultra-low-power embedded control in consumer-grade applications (–40°C to +85°C). It integrates 2 KB code flash, 256 B RAM, 2 KB data flash, 10-bit A/D converter (11 channels), and operates from 1.8 V to 5.5 V with true low-power consumption (63 μA/MHz). It is used in battery-powered sensor nodes and smart home peripherals requiring reliable on-chip timing, analog sensing, and serial communication.
For engineers reviewing the R5F10266ASP#35 datasheet, R5F10266ASP#35 pinout, R5F10266ASP#35 application, or R5F10266ASP#35 equivalent, this page delivers verified technical context, validated pin functions, real-world use cases, and confirmed alternative options - all aligned with Rev.2.50 of R01DS0193EJ0250 and Renesas' official ordering documentation.
Technical Context
The R5F10266ASP#35 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting minimum instruction execution time of 0.04167 µs at 24 MHz using the high-accuracy ±1.0% on-chip oscillator. Its memory subsystem includes 2 KB code flash (1 KB block size), 2 KB data flash with background operation (BGO), and 256 B RAM - with self-programming disabled per datasheet Note 2.
Peripheral integration includes 1-channel UART, 2-channel simplified SPI (CSI), 2-channel simplified I²C, 4-channel 16-bit timer (TAU0), 12-bit interval timer, watchdog timer, and CRC calculation unit. All I/O pins support N-ch open-drain (6 V tolerant on P21/P22), TTL input buffers, and on-chip pull-up resistors - enabling direct interfacing with 1.8/2.5/3.3 V logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline; enables deterministic real-time control at up to 24 MHz |
| Operating Voltage | 1.8 V to 5.5 V; supports single-supply operation across wide battery and industrial rail ranges |
| Flash Memory | 2 KB code flash + 2 KB data flash; allows firmware updates and nonvolatile parameter storage without external EEPROM |
| RAM Size | 256 B; sufficient for small real-time tasks but constrains stack depth for complex data flash library usage |
| A/D Converter | 10-bit resolution, 11 input channels, internal 1.45 V reference; enables multi-sensor analog acquisition in compact systems |
| Serial Interfaces | 1 × UART, 2 × CSI (SPI-compatible), 2 × simplified I²C; provides flexible peripheral connectivity with minimal pin count |
| Power Modes | HALT, STOP, SNOOZE; achieves 63 μA/MHz active current and sub-μA standby for extended battery life |
Pinout & Package
Package: 20-pin plastic TSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, tray-packaged (#35).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Multi-function port pin | Primary SPI clock or I²C clock output; also supports buzzer tone generation and analog input |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Serial input / debug receive | UART receive, SPI data input, I²C data line, or on-chip debugger interface - configurable via PIOR |
| P12/ANI18/SO00/TxD0/TOOLTxD | Serial output / debug transmit | UART transmit, SPI data output, or debug tool interface; supports full-duplex communication |
| P13/ANI19/TI00/TO00/INTP2 | Timer input/output / interrupt | Captures external events or generates PWM; doubles as external interrupt source (INTP2) |
| P14/ANI20/TI01/TO01/INTP3 | Timer input/output / interrupt | Second timer channel with interrupt capability; supports quadrature decoding or pulse-width measurement |
| P20/ANI0/AVREFP | Analog reference positive | Positive reference for A/D conversion; also serves as analog input channel ANI0 |
| P21/ANI1/AVREFM | Analog reference negative | Negative reference for differential A/D mode; also functions as analog input ANI1 |
| P22/ANI2 | Analog input | Dedicated 10-bit A/D input with internal sampling capacitor; no alternate function |
| P23/ANI3 | Analog input | Additional analog input channel; shares no digital alternate functions |
| P40/KR0/TOOL0 | Key return / debug I/O | Supports matrix keypad scanning or bidirectional debug communication (TOOL0) |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Multi-function port pin | Configurable as SPI output, I²C data line, timer I/O, or interrupt source - increases system flexibility |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Multi-function port pin | Second SPI/I²C clock line with timer and interrupt capability; enables dual serial bus operation |
| P60/KR4/SCLA0/(TxD0) | I²C clock / UART transmit | Primary I²C clock (SCLA0); optionally remapped as UART transmit (TxD0) via PIOR |
| P61/KR5/SDAA0/(RxD0) | I²C data / UART receive | Primary I²C data line (SDAA0); optionally remapped as UART receive (RxD0) via PIOR |
| P121/KR3/X1/(TI03)/(INTP3) | Crystal input / timer input | Connects to external crystal (X1); may be reassigned as timer input or interrupt source |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Crystal output / external clock | Drives crystal (X2) or accepts external clock (EXCLK); supports precise timing synchronization |
| P125/KR1/SI01/RESET | Reset input / SPI input | Active-low hardware reset; also functions as SPI data input when not in reset mode |
| P137/INTP0 | External interrupt | Dedicated interrupt pin (INTP0); supports edge-triggered wake-up from low-power modes |
| VDD | Power supply | Single 1.8–5.5 V supply; powers entire core, peripherals, and I/O |
| VSS | Ground | Reference ground for analog and digital sections; must be low-impedance for A/D accuracy |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 63 μA/MHz active current enables >1-year battery life in coin-cell-powered sensors |
| On-chip data flash with BGO | 2 KB data flash supports background rewriting while executing code - critical for field-upgradable firmware |
| High-accuracy on-chip oscillator | ±1.0% frequency tolerance (–20°C to +85°C) eliminates need for external crystal in cost-sensitive designs |
| Hardware CRC calculation | Dedicated CRC unit accelerates checksum validation for secure firmware updates and communication integrity |
| Multi-voltage I/O interface | Direct 1.8/2.5/3.3 V logic compatibility avoids level-shifting components in mixed-voltage systems |
| On-chip voltage detector (LVD) | 12-level programmable LVD enables graceful shutdown or brown-out recovery without external supervisor IC |
Applications
| Smart Thermostat Sensor Node | Wireless Door Lock Controller |
|---|---|
Use Scenario: Battery-powered indoor temperature/humidity sensor with BLE gateway interface. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, SPI communication with environmental sensor ICs, and UART-to-BLE module handoff. Use Value: 2 KB data flash stores calibration coefficients and event logs; ultra-low HALT mode extends 2-AA battery life beyond 24 months. | Use Scenario: Low-power electronic deadbolt with keypad entry, tamper detection, and wireless status reporting. IC Role / Device Role / Timing Role: Keypad scan controller (KR0–KR5), motor driver interface (PWM via TO00/TO01), and secure UART command parser. Use Value: On-chip LVD triggers safe lock engagement during voltage drop; CRC unit validates encrypted unlock commands. |
| Industrial Panel Meter Front-End | USB-C Power Monitor Module |
Use Scenario: DIN-rail mounted meter reading analog inputs (voltage/current) and driving 7-segment display via buzzer output. IC Role / Device Role / Timing Role: Analog acquisition engine (11-channel 10-bit ADC), display timing generator (PCLBUZ0), and RS-485 UART interface. Use Value: Internal 1.45 V reference ensures stable ADC accuracy across 1.8–5.5 V supply range; 6 V-tolerant I/O withstands industrial transients. | Use Scenario: Compact USB-C PD monitor measuring VBUS voltage, CC line states, and reporting via I²C to host MCU. IC Role / Device Role / Timing Role: Dual I²C master (SDAA0/SCLA0 + SDA01/SCL01) communicating with PD controller and host; analog monitoring of CC pins. Use Value: Two independent simplified I²C interfaces eliminate arbitration conflicts; 20-pin TSSOP fits tight PCB space constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267ASP#35 | 512 B RAM, same 2 KB code/data flash, identical pinout and peripherals | Enables deeper stack usage for data flash library operations and larger local variables | Select when firmware requires >256 B RAM for BGO data flash writes or complex state machines |
| R5F10366ASP#35 | No data flash; DMA and safety features removed; ±5.0% oscillator accuracy; same 2 KB code flash and 256 B RAM | Suitable for cost-optimized designs where nonvolatile parameter storage is handled externally | Choose for price-sensitive applications without field update requirements and relaxed timing accuracy needs |
Compared with R5F10267ASP#35, the R5F10266ASP#35 trades RAM headroom for lower cost in fixed-function sensor nodes; versus R5F10366ASP#35, it retains critical data flash and tighter oscillator tolerance at modest premium - making it optimal for upgradeable, precision-constrained edge devices.
Availability
R5F10266ASP#35 is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial panel meters, battery-powered access controllers, and USB-C power monitors requiring stable component supply and long-term production continuity.
Supply support for R5F10266ASP#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets.
The RL78/G12 product line targets cost-sensitive, ultra-low-power general-purpose control applications - emphasizing energy efficiency, integrated analog peripherals, and rapid development with scalable memory options.
FAQ
What is the maximum operating frequency and instruction execution time for the R5F10266ASP#35?
The R5F10266ASP#35 supports a maximum high-speed on-chip oscillator frequency of 24 MHz, yielding a minimum instruction execution time of 0.04167 µs. This timing is achievable under HS mode with VDD ≥ 2.7 V. At lower supply voltages (1.8–2.4 V), the max oscillator frequency reduces to 16 MHz, extending execution time to 0.0625 µs. The RL78 core's 3-stage pipeline ensures deterministic performance across all supported clock configurations.
Does the R5F10266ASP#35 support self-programming of its code flash memory?
Yes, the R5F10266ASP#35 supports self-programming of its 2 KB code flash memory using the RL78 Family Flash Self Programming Library Type01. However, note that the self-programming function cannot be used simultaneously with the data flash function - both share resources, and the datasheet explicitly prohibits concurrent operation. Always consult the library user manual for memory layout constraints.
Can the R5F10266ASP#35 operate reliably at 1.8 V supply voltage?
Yes, the R5F10266ASP#35 is fully specified for operation from 1.8 V to 5.5 V. At 1.8 V, it supports high-speed on-chip oscillator frequencies up to 16 MHz and LS (low-speed main) mode up to 8 MHz. All peripherals - including the 10-bit A/D converter, UART, and timers - remain functional. The 63 μA/MHz active current figure applies across the full voltage range, confirming true low-voltage capability.
What are the key limitations of the 256 B RAM in the R5F10266ASP#35?
The 256 B RAM in the R5F10266ASP#35 limits stack depth and local variable allocation, especially when using the data flash library. As noted in the datasheet, insufficient RAM may prevent successful data flash write/erase operations. Developers must carefully manage stack usage and avoid deep function call nesting. For applications requiring robust BGO operation or larger state buffers, R5F10267ASP#35 (512 B RAM) is the recommended upgrade path.
How does the R5F10266ASP#35 handle analog reference voltage for the A/D converter?
The R5F10266ASP#35 provides dedicated AVREFP (P20) and AVREFM (P21) pins for the A/D converter reference. It includes an internal 1.45 V reference voltage source usable as VREF+ when external references are omitted. The 10-bit A/D converter supports single-ended and differential modes, with input voltage range constrained to 0 V to VDD or 0 V to AVREF(+) + 0.3 V - ensuring accurate measurements even with varying supply rails.
R5F10266ASP#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10266ASP#35 FAQ
1.How can I place an order for R5F10266ASP#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10266ASP#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10266ASP#35 reliable?
The price and inventory of R5F10266ASP#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10266ASP#35 is usually 5 days.
3.What payment methods are accepted for R5F10266ASP#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10266ASP#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10266ASP#35?
R5F10266ASP#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10266ASP#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10266ASP#35?
For technical support, including R5F10266ASP#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10266ASP#35 requirements.
6.How does Aetrix verify that R5F10266ASP#35 is sourced from the original manufacturer or authorized distributors?
All R5F10266ASP#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10266ASP#35 meets industry standards.
7.What is the process for return or replacement of R5F10266ASP#35?
All R5F10266ASP#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10266ASP#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10266ASP#35 part is unused and in its original packaging.
Return procedure for R5F10266ASP#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10266ASP#35 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

