Renesas R5F10266ASP#V0
- Part No.:
- R5F10266ASP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10266ASP#V0.pdf
- Description:
- IC MCU 16BIT 2KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,062
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10266ASP#V0 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 microcontroller designed for cost-sensitive consumer-grade embedded control. It integrates 2 KB code flash, 256 B RAM, 2 KB data flash, 10-bit 11-channel ADC, and operates from 1.8 V to 5.5 V with true low-power consumption (63 μA/MHz), supporting applications such as battery-powered sensor nodes and smart home peripherals.
For engineers reviewing the R5F10266ASP#V0 datasheet, R5F10266ASP#V0 pinout, R5F10266ASP#V0 application, or R5F10266ASP#V0 equivalent, key selection considerations include its 20-pin LSSOP-20 package, absence of self-programming support, 256 B RAM constraint, A-grade temperature range (–40°C to +85°C), and fixed peripheral set including 1 UART, 2 CSI channels, and 2 simplified I²C interfaces.
Technical Context
The R5F10266ASP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, delivering 31 DMIPS at 24 MHz while supporting instruction execution times from 0.04167 µs (24 MHz on-chip oscillator) to 1 µs (1 MHz). Its memory subsystem includes 2 KB code flash (1 KB block size), 2 KB data flash with background operation (BGO), and 256 B RAM - the smallest RAM capacity in the R5F1026x series.
Power management features include HALT, STOP, and SNOOZE modes; on-chip POR and 12-level LVD; and a high-accuracy ±1.0% (–20°C to +85°C) 24/16/12/8/6/4/3/2/1 MHz selectable on-chip oscillator. Peripheral integration includes 4-channel 16-bit TAU timer, watchdog timer, 12-bit interval timer, CRC engine, and key interrupt support across 6 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 31 DMIPS @ 24 MHz |
| Flash Memory | 2 KB code flash (1 KB erase blocks); no self-programming capability per datasheet note |
| Data Flash | 2 KB with background operation (BGO), 1M rewrite cycles (TYP), VDD = 1.8–5.5 V |
| RAM | 256 B - minimum RAM in R5F1026x family; constrains stack depth and real-time buffer usage |
| ADC | 10-bit resolution, 11 input channels, internal 1.45 V reference, integrated temperature sensor |
| Operating Voltage | 1.8 V to 5.5 V single supply - enables direct Li-ion, coin-cell, or USB-powered designs |
| Temperature Range | –40°C to +85°C (A-grade); suitable for consumer electronics, not extended industrial |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), JEDEC standard PLSP0020JB-A footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock/Buzzer Output / SPI Clock / I²C Clock | Multi-function pin supporting serial interface clocking, analog sensing, or timing signal generation |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Data In / UART RX / I²C Data / Debug RX | Shared serial data path enabling UART, CSI, or I²C slave communication with debug access |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Data Out / UART TX / Debug TX | Dual-role output supporting full-duplex UART or SPI transmission and tool interface |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt 2 | Timer capture/compare and external event detection on same pin - reduces PCB routing complexity |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt 3 | Second timer I/O pair with interrupt capability - supports dual-edge PWM or quadrature decoding |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / ADC Positive Reference | Configurable as primary analog input or precision ADC reference voltage source |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / ADC Negative Reference | Enables differential ADC measurements or ratiometric sensor interfacing |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input with internal sampling capacitor - optimized for low-noise acquisition |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Fourth dedicated analog channel - supports multi-sensor monitoring without multiplexer overhead |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface | Supports capacitive touch key scanning or in-circuit debugging via SWD-compatible TOOL interface |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Data Out / I²C Data / Timer I/O / Interrupt 1 | High-density function pin enabling mixed-signal timing, communication, and sensing in compact layout |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer I/O | Secondary serial interface clock with timer sync - supports dual independent CSI/I²C buses |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock / UART TX (remappable) | I²C master clock with optional UART transmit remapping - enhances interface flexibility |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data / UART RX (remappable) | I²C data line with optional UART receive remapping - simplifies board-level I²C bus sharing |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Input / Timer Input / Interrupt | Primary crystal oscillator input with secondary timer/interrupt function - eliminates need for dedicated XTAL pin |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Output / External Clock / Timer Input / Interrupt | Crystal output or external clock input with timer/interrupt backup - supports multiple clock source strategies |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Data In / Reset Input | Hardware reset input with shared SPI data-in function - enables dual-use of critical system control pin |
| P137/INTP0 | Port 13 bit 7 / Interrupt 0 | Dedicated external interrupt pin with priority handling - ideal for wake-up-from-STOP event detection |
| VDD | Power Supply | Single 1.8–5.5 V supply rail - eliminates need for external regulators in many battery-powered systems |
| VSS | Ground | Reference ground for analog and digital domains - requires low-impedance connection for ADC accuracy |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power operation | 63 μA/MHz active current enables >1-year battery life in coin-cell sensor nodes |
| Integrated data flash | 2 KB BGO-capable data flash allows firmware parameter storage without external EEPROM |
| Hardware CRC engine | Dedicated CRC module accelerates checksum validation for OTA updates and secure boot |
| Multi-voltage I/O | N-ch open-drain I/O supports 1.8/2.5/3.3 V logic interfacing - simplifies mixed-voltage system design |
| On-chip debug interface | SWD-compatible TOOL0/TOOLRxD/TOOLTxD pins enable full debug without JTAG header footprint |
| Programmable clock/buzzer | PCLBUZ0 pin generates precise 2.44 kHz–10 MHz tones or clock signals - replaces external oscillators |
Applications
| Smart Home Sensor Node | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor with BLE connectivity and local display. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, sensor fusion, display refresh, and BLE coexistence timing. Use Value: 2 KB data flash stores calibration coefficients and device history; 63 μA/MHz extends CR2032 battery life beyond 18 months. |
Use Scenario: Handheld pulse oximeter with analog front-end, OLED display, and button interface. IC Role / Device Role / Timing Role: Signal processor for photodiode ADC acquisition, LED drive timing, and user interface state machine. Use Value: Integrated 11-channel 10-bit ADC with temperature sensor enables single-chip SpO₂ calculation; key return inputs simplify mechanical button matrix. |
| Industrial Control Panel | Energy Meter Subsystem |
Use Scenario: DIN-rail mounted HVAC controller with relay outputs, potentiometer inputs, and RS-485 interface. IC Role / Device Role / Timing Role: Local intelligence unit handling analog setpoint reading, relay timing, and Modbus RTU framing. Use Value: 1.8–5.5 V operation tolerates wide input supply; 4-channel TAU timer provides precise relay debounce and PWM fan control. |
Use Scenario: Tamper-resistant kWh meter with metrology IC interface, LCD driver, and tamper detection. IC Role / Device Role / Timing Role: Secure subsystem controller managing metrology data logging, LCD refresh, and tamper interrupt response. Use Value: Hardware CRC validates firmware integrity; 2 KB data flash stores lifetime energy counters with wear leveling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267ASP#V0 | 512 B RAM (vs. 256 B), identical peripherals and package | Supports larger buffers, deeper stacks, and more complex state machines | Select when firmware exceeds 256 B RAM headroom - no PCB change required |
| R5F10366ASP#V0 | No data flash (0 KB), no DMA, no CRC, reduced oscillator accuracy (±5%), same RAM and flash | Lacks non-volatile parameter storage and hardware checksum acceleration | Choose for lowest-cost basic control where data retention and security are not required |
Compared with R5F10266ASP#V0, R5F10267ASP#V0 offers double RAM for enhanced real-time processing, while R5F10366ASP#V0 removes data flash and safety features to reduce BOM cost - making the R5F10266ASP#V0 optimal for balanced cost, memory, and feature requirements in A-grade applications.
Availability
R5F10266ASP#V0 is available at Aetrix Electronics and suitable for smart home sensors, portable medical monitors, industrial control panels, and energy meter subsystems requiring stable component supply and long-term industrial availability.
Supply support for R5F10266ASP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G12 product line delivers ultra-low-power 16-bit MCUs targeting cost-sensitive, battery-operated, and general-purpose embedded control applications - emphasizing energy efficiency, integrated peripherals, and rapid development.
FAQ
What is the maximum operating frequency and instruction throughput of the R5F10266ASP#V0?
The R5F10266ASP#V0 achieves a maximum operating frequency of 24 MHz using its high-speed on-chip oscillator, delivering 31 DMIPS performance. Its RL78 CPU core executes instructions in as little as 0.04167 µs at 24 MHz, with minimum instruction time scaling up to 1 µs at 1 MHz for ultra-low-power operation. This makes the R5F10266ASP#V0 suitable for real-time control tasks while maintaining sub-100 µA/MHz efficiency.
Does the R5F10266ASP#V0 support self-programming of its flash memory?
No, the R5F10266ASP#V0 does not support self-programming of its code flash memory, as explicitly noted in the RL78/G12 datasheet (Note 2 on Page 3). While it includes 2 KB of data flash with background operation (BGO), the self-programming function is disabled for this specific variant. Firmware updates must therefore be performed externally or via bootloader routines that avoid modifying protected flash regions.
What are the analog input capabilities of the R5F10266ASP#V0?
The R5F10266ASP#V0 features an 11-channel 10-bit successive-approximation ADC with internal 1.45 V reference voltage and integrated temperature sensor. Analog inputs include ANI0–ANI3 and ANI16–ANI22, supporting differential measurements using AVREFP/AVREFM pins. The ADC operates across the full 1.8–5.5 V supply range, enabling accurate sensing in both low-voltage battery and higher-voltage industrial environments.
Which serial communication interfaces are available on the R5F10266ASP#V0?
The R5F10266ASP#V0 provides one UART channel, two Simplified SPI (CSI) channels, and two Simplified I²C channels - all accessible via remappable pins. It also includes one full I²C bus (IICA0) with SCLA0/SDAA0 pins. These interfaces support mixed-protocol communication with sensors, displays, and companion ICs without requiring external level shifters due to its multi-voltage I/O tolerance.
What is the operating temperature grade and packaging of the R5F10266ASP#V0?
The R5F10266ASP#V0 is rated for A-grade operation from –40°C to +85°C and packaged in a 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch) with JEDEC code PLSP0020JB-A. This package is compatible with standard surface-mount assembly processes and supports reflow soldering per J-STD-020, making it suitable for high-volume consumer electronics manufacturing.
R5F10266ASP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10266ASP#V0 FAQ
1.How can I place an order for R5F10266ASP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10266ASP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10266ASP#V0 reliable?
The price and inventory of R5F10266ASP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10266ASP#V0 is usually 5 days.
3.What payment methods are accepted for R5F10266ASP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10266ASP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10266ASP#V0?
R5F10266ASP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10266ASP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10266ASP#V0?
For technical support, including R5F10266ASP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10266ASP#V0 requirements.
6.How does Aetrix verify that R5F10266ASP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F10266ASP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10266ASP#V0 meets industry standards.
7.What is the process for return or replacement of R5F10266ASP#V0?
All R5F10266ASP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10266ASP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10266ASP#V0 part is unused and in its original packaging.
Return procedure for R5F10266ASP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10266ASP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

