Renesas R5F10266GSM#55
- Part No.:
- R5F10266GSM#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10266GSM#55.pdf
- Description:
- IC MCU 16BIT 2KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10266GSM#55 from Renesas is a 20-pin RL78/G12 16-bit microcontroller designed for ultra-low-power industrial embedded control, featuring 2 KB code flash, 256 B RAM, 2 KB data flash, 10-bit A/D converter (11 channels), and operation from −40°C to +105°C. It integrates UART, two CSI channels, two simplified I²C channels, four 16-bit timer channels, and supports HALT/STOP/SNOOZE low-power modes with 63 μA/MHz active current.
For engineers reviewing the R5F10266GSM#55 datasheet, R5F10266GSM#55 pinout, R5F10266GSM#55 application, or R5F10266GSM#55 equivalent, key selection considerations include its G-grade industrial temperature rating, absence of self-programming capability, TSSOP20 package with 0.65-mm pitch, and compatibility with Renesas' RL78 development ecosystem including CS+ and e² studio.
Technical Context
The R5F10266GSM#55 implements the RL78 CPU core with 3-stage pipeline CISC architecture, 1 MB address space, and selectable high-speed on-chip oscillator (1–24 MHz, ±1.0% accuracy at −20°C to +85°C). Its peripheral set includes CRC calculation unit, RAM guard, SFR guard, and background operation (BGO) for data flash rewriting while executing program code.
It operates across 1.8–5.5 V supply, supports different-potential interface (1.8/2.5/3.0 V logic), and features dedicated low-speed on-chip oscillator (15 kHz) for watchdog timer operation independent of main clock. The device lacks DMA controller and safety functions found in higher-pin-count R5F102 variants, aligning with its compact 20-pin TSSOP footprint.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 1 MB address space |
| Flash Memory | 2 KB code flash + 2 KB data flash; no self-programming support per datasheet Note 2 |
| RAM | 256 B on-chip RAM - stack area may constrain data flash library usage |
| Operating Temp | −40°C to +105°C (G-grade industrial); validated for extended thermal cycling |
| A/D Converter | 10-bit resolution, 11 input channels, internal 1.45 V reference, integrated temperature sensor |
| Timers | Four 16-bit timer channels (TAU0), one 12-bit interval timer, one window watchdog timer |
| Serial Interfaces | One UART channel, two CSI (SPI-like) channels, two simplified I²C channels |
| Power Efficiency | 63 μA/MHz active current; HALT/STOP/SNOOZE modes reduce system-level power consumption |
Pinout & Package
Package: 20-pin plastic TSSOP (4.4 × 6.5 mm, 0.65-mm pitch), JEDEC standard PTSP0020JI-A, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Multi-function port pin | Configurable as A/D input ANI16, programmable clock/buzzer output, SPI clock (SCK00), or I²C clock (SCL00) |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Multi-function port pin | Supports A/D input ANI17, SPI data-in (SI00), UART receive (RxD0), I²C data (SDA00), or debug receive (TOOLRxD) |
| P12/ANI18/SO00/TxD0/TOOLTxD | Multi-function port pin | Enables A/D input ANI18, SPI data-out (SO00), UART transmit (TxD0), or debug transmit (TOOLTxD) |
| P13/ANI19/TI00/TO00/INTP2 | Multi-function port pin | Provides A/D input ANI19, timer input TI00, timer output TO00, or external interrupt INTP2 |
| P14/ANI20/TI01/TO01/INTP3 | Multi-function port pin | Supports A/D input ANI20, timer input TI01, timer output TO01, or external interrupt INTP3 |
| P20/ANI0/AVREFP | Analog reference & input | Primary analog reference positive (AVREFP) and A/D input ANI0; requires stable decoupling |
| P21/ANI1/AVREFM | Analog reference & input | Analog reference negative (AVREFM) and A/D input ANI1; differential mode usable with P20 |
| P22/ANI2 | Analog input | Dedicated A/D input ANI2; supports single-ended or differential acquisition |
| P23/ANI3 | Analog input | Dedicated A/D input ANI3; compatible with internal temperature sensor path |
| P40/KR0/TOOL0 | Debug & key return | Used for on-chip debug communication (TOOL0) or key scan matrix return line (KR0) |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Multi-function port pin | Combines A/D input ANI22, SPI/I²C data, timer I/O, and interrupt request - requires PIOR configuration |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Multi-function port pin | Supports A/D input ANI21, SPI/I²C clock, timer I/O - enables dual serial interface operation |
| P60/KR4/SCLA0/(TxD0) | I²C & key return | N-ch open-drain I²C clock (SCLA0) or key return (KR4); tolerates 6 V, supports mixed-voltage bus |
| P61/KR5/SDAA0/(RxD0) | I²C & key return | N-ch open-drain I²C data (SDAA0) or key return (KR5); 6 V tolerant, enables direct connection to 5 V peripherals |
| P121/KR3/X1/(TI03)/(INTP3) | Oscillator & key return | Crystal input X1 or key return KR3; optional timer/interrupt function via PIOR |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Oscillator & key return | Crystal output X2 or external clock input EXCLK; also configurable as key return or timer/interrupt |
| P125/KR1/SI01/RESET | Reset & key return | Active-low hardware reset (RESET) or key return KR1; internal pull-up enabled during reset |
| P137/INTP0 | Interrupt input | Dedicated external interrupt INTP0; supports edge-triggered wake-up from low-power modes |
| VDD | Power supply | 1.8–5.5 V main supply; decoupling capacitor required per datasheet layout guidelines |
| VSS | Ground | Reference ground for analog/digital domains; separate analog ground not provided |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 63 μA/MHz active current enables battery-powered designs with multi-year runtime |
| G-grade temperature range | −40°C to +105°C operation certified for industrial motor drives and HVAC control systems |
| Integrated data flash | 2 KB data flash with 1,000,000 write cycles enables robust parameter storage without external EEPROM |
| Hardware safety functions | CRC calculation unit, RAM guard, and SFR guard support functional safety compliance (IEC 61508 SIL2) |
| Flexible serial connectivity | UART + dual CSI + dual simplified I²C allows concurrent communication with sensors, displays, and legacy peripherals |
| Analog integration | 11-channel 10-bit A/D with internal reference and temperature sensor reduces BOM count in thermal monitoring applications |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop speed regulation of BLDC fans in HVAC systems using hall-effect feedback and PWM-driven gate drivers. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, managing UART-based commissioning, and sampling motor current/voltage via 10-bit A/D. Use Value: 63 μA/MHz efficiency extends fan runtime in battery-backed emergency ventilation; G-grade temp rating ensures reliability at enclosure temperatures up to +105°C. | Use Scenario: Wireless environmental sensor node measuring temperature, humidity, and air quality with local logging and BLE gateway handoff. IC Role / Device Role / Timing Role: Data acquisition hub interfacing analog sensors, storing calibration data in 2 KB data flash, and managing low-power sleep/wake cycles. Use Value: Background data flash writes (BGO) enable uninterrupted sensor sampling during parameter updates; 11-channel A/D supports multi-sensor fusion without external mux. |
| Programmable Power Supply | Industrial HMI Panel |
Use Scenario: Digitally controlled bench power supply with adjustable voltage/current limits, over-temperature protection, and USB-C PD negotiation. IC Role / Device Role / Timing Role: System manager handling DAC control, fault detection via analog comparators, and USB-to-UART bridge for host PC communication. Use Value: Dual simplified I²C interfaces allow simultaneous connection to temperature sensor and display driver; 2 KB data flash stores user presets and calibration coefficients. | Use Scenario: Touch-enabled operator interface for PLC-controlled packaging machinery requiring real-time status display and button input scanning. IC Role / Device Role / Timing Role: Keypad scanner (KR0–KR5), display backlight PWM generator (PCLBUZ0), and UART-connected display controller interface. Use Value: Integrated key return inputs eliminate external diode matrix; programmable clock output drives LED backlight at precise 2.44–10 MHz frequencies without external oscillator. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267GSM#55 | 512 B RAM, same 2 KB code/data flash, identical pinout and peripherals | Higher RAM enables larger buffers for UART firmware updates or complex state machines | Select when application requires >256 B RAM for stack or heap without changing PCB layout |
| R5F10366GSM#55 | No data flash, no CRC/RAM/SFR guard, ±5.0% oscillator accuracy, same 2 KB code flash and 256 B RAM | Lacks data retention and safety features; suitable only for cost-sensitive non-safety-critical consumer devices | Choose only if data flash and hardware safety functions are unnecessary and BOM cost is primary constraint |
Compared with R5F10267GSM#55, the R5F10266GSM#55 trades RAM headroom for minimal die size and cost; versus R5F10366GSM#55, it provides essential industrial-grade reliability features - data flash persistence, CRC, and memory protection - at identical package and footprint.
Availability
R5F10266GSM#55 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, programmable power supplies, and industrial HMI panels requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F10266GSM#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications, with annual revenue exceeding $10 billion.
The RL78/G12 product line delivers true low-power 16-bit MCU performance for cost-sensitive industrial and consumer control applications, emphasizing energy efficiency, integrated analog, and functional safety readiness.
FAQ
What is the maximum operating frequency and clock source flexibility of the R5F10266GSM#55?
The R5F10266GSM#55 supports a maximum system clock of 24 MHz using its high-speed on-chip oscillator, with accuracy of ±1.0% over −20°C to +85°C (and ±2.0% at full −40°C to +105°C range). It also accepts external crystal (X1/X2, 1–20 MHz) or external clock (EXCLK) inputs. The RL78 core executes instructions in as little as 0.04167 µs at 24 MHz, enabling real-time control loops in the R5F10266GSM#55.
Does the R5F10266GSM#55 support self-programming of its flash memory?
No, the R5F10266GSM#55 does not support self-programming of code flash memory, as explicitly stated in the datasheet Note 2 under "ROM, RAM capacities" (Page 2). While it includes 2 KB of data flash memory with background operation (BGO), the self-programming function is disabled for this specific variant. Applications requiring field firmware updates must use external memory or alternative RL78 variants like R5F10267GSM#55.
What are the analog capabilities of the R5F10266GSM#55, and how are they implemented?
The R5F10266GSM#55 integrates an 11-channel, 10-bit successive-approximation A/D converter with internal 1.45 V reference voltage and an on-chip temperature sensor. Analog inputs ANI0–ANI3 and ANI16–ANI22 are mapped to dedicated pins (e.g., P20–P23, P10–P14, P41–P42), supporting single-ended or differential acquisition. The AVREFP/AVREFM pins provide precision reference, and the converter operates across the full 1.8–5.5 V supply range - all confirmed in the R5F10266GSM#55's electrical specifications and block diagram.
How does the R5F10266GSM#55 handle low-power operation, and what modes are available?
The R5F10266GSM#55 offers three ultra-low-power modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except low-speed oscillator), and SNOOZE (selected peripherals remain active during CPU sleep). Active current is specified at 63 μA/MHz, and the device achieves sub-μA stop-mode current. These modes are controlled via software registers and support wake-up via external interrupts (INTP0–INTP3), timer events, or serial activity - critical for battery-operated R5F10266GSM#55 deployments.
Is the R5F10266GSM#55 pin-compatible with other RL78/G12 devices in the same package?
Yes, the R5F10266GSM#55 is fully pin-compatible with other 20-pin TSSOP RL78/G12 devices sharing the same suffix (e.g., R5F10267GSM#55, R5F10268GSM#55), as confirmed by identical pin configuration diagrams (Page 7) and shared package code PTSP0020JI-A. All share identical pin functions, electrical characteristics, and mechanical footprint - enabling drop-in replacement where memory or peripheral requirements align.
R5F10266GSM#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10266GSM#55 FAQ
1.How can I place an order for R5F10266GSM#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10266GSM#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10266GSM#55 reliable?
The price and inventory of R5F10266GSM#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10266GSM#55 is usually 5 days.
3.What payment methods are accepted for R5F10266GSM#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10266GSM#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10266GSM#55?
R5F10266GSM#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10266GSM#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10266GSM#55?
For technical support, including R5F10266GSM#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10266GSM#55 requirements.
6.How does Aetrix verify that R5F10266GSM#55 is sourced from the original manufacturer or authorized distributors?
All R5F10266GSM#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10266GSM#55 meets industry standards.
7.What is the process for return or replacement of R5F10266GSM#55?
All R5F10266GSM#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10266GSM#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10266GSM#55 part is unused and in its original packaging.
Return procedure for R5F10266GSM#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10266GSM#55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

