Renesas R5F10266GSM#75
- Part No.:
- R5F10266GSM#75
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10266GSM#75.pdf
- Description:
- 16-BIT GENERAL MCU RL78/G12 2K 2
- Quantity:
- Payment:

- Shipping:

Inventory:2,733
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10266GSM#75 from Renesas Electronics is a 20-pin RL78/G12 16-bit microcontroller with 2 KB code flash, 2 KB data flash, and 256 B RAM, operating at 1.8–5.5 V and supporting industrial-grade temperature range (–40°C to +105°C). It integrates an ultra-low-power RL78 CPU core (31 DMIPS @ 24 MHz), 10-bit A/D converter (11 channels), UART/CSI/I²C serial interfaces, 4-channel 16-bit timer, and on-chip debug - deployed in battery-powered sensor nodes and industrial control panels.
For engineers reviewing the R5F10266GSM#75 datasheet, R5F10266GSM#75 pinout, R5F10266GSM#75 application, or R5F10266GSM#75 equivalent, key selection criteria include its G-grade thermal rating, TSSOP-20 package, absence of self-programming capability, 256 B RAM constraint for data flash library execution, and compatibility with Renesas' RL78 development ecosystem including CS+ and e² studio.
Technical Context
The R5F10266GSM#75 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.04167 µs min @ 24 MHz). Its clock system combines a high-accuracy ±1.0% high-speed on-chip oscillator (1–24 MHz) and low-speed 15 kHz on-chip oscillator, enabling HALT/STOP/SNOOZE power modes for sub-63 μA/MHz operation.
Peripheral integration includes a 10-bit A/D converter with internal 1.45 V reference and temperature sensor, two CSI channels (SPI-compatible), one UART channel, two simplified I²C channels, DMA controller (2 channels), CRC calculation unit, and RAM/SFR guard functions - all confirmed for the R5F1026x series and specifically enabled in this G-grade 20-pin variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Operating Voltage | 1.8 V to 5.5 V - supports direct interface with 1.8/2.5/3.3 V logic without level shifters |
| Memory Configuration | 2 KB code flash + 2 KB data flash + 256 B RAM - data flash enables background rewriting (BGO) but self-programming is disabled per datasheet Note 2 |
| Temperature Range | –40°C to +105°C (G-grade) - qualified for extended industrial environments including motor drives and HVAC controllers |
| A/D Converter | 10-bit resolution, 11 input channels, internal 1.45 V reference, and integrated temperature sensor - usable for analog monitoring without external references |
| Serial Interfaces | 1 × UART, 2 × CSI (SPI-compatible), 2 × simplified I²C - sufficient for sensor fusion and peripheral coordination in compact systems |
| Power Modes | HALT, STOP, SNOOZE - achieves true low-power operation down to 63 μA/MHz, critical for energy harvesting and battery longevity |
Pinout & Package
TSSOP-20 package (4.4 × 6.5 mm, 0.65-mm pitch), JEDEC standard, lead-free, RoHS-compliant. Pin count: 20. Thermal pad not present. Compatible with standard reflow profiles for fine-pitch ICs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock/Buzzer Output / SPI Clock / I²C Clock | Multi-function pin supporting clock generation, synchronous serial communication, and analog sensing - requires PIOR configuration for alternate functions |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Data In / UART Receive / I²C Data / Debug Rx | Shared serial receive path across protocols - enables tool connectivity and dual-role peripheral interfacing |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Data Out / UART Transmit / I²C Data / Debug Tx | Unified transmit path for UART, SPI, and I²C - simplifies PCB routing and reduces pin count overhead |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt 2 | Timer capture/compare and interrupt source - supports edge-triggered event handling and PWM generation |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt 3 | Dual timer I/O with interrupt capability - enables quadrature decoding or dual-edge timing measurement |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / Positive Analog Reference | Primary analog reference input - must be decoupled; sets full-scale range for all 10-bit A/D conversions |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / Negative Analog Reference | Differential reference pair with P20 - enables ratiometric measurements and noise rejection |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input - no alternate digital function; optimized for low-noise signal acquisition |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Dedicated analog input - same low-noise design as P22; supports multi-channel sensor arrays |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface | Hardware debug port - used for programming, reset assertion, and real-time trace via Renesas E1/E20 emulators |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Data Out / I²C Data / Timer I/O / Interrupt 1 | High-flexibility pin supporting analog, serial, and timing functions - enables mixed-signal subsystem integration |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer I/O | Second SPI/I²C clock domain - allows independent bus timing or dual peripheral control |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock / UART Transmit (remapped) | N-ch open-drain I/O with 6 V tolerance - safe for mixed-voltage I²C bus termination and level translation |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data / UART Receive (remapped) | N-ch open-drain I/O with 6 V tolerance - supports hot-plug I²C devices and robust bus arbitration |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Input / Timer Input / Interrupt | Primary crystal oscillator input - requires external 1–20 MHz resonator; also serves as timer input when unconfigured |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Output / External Clock / Timer Input / Interrupt | Crystal output or external clock input - enables precision timing source selection and clock domain bridging |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Data In / Reset Input | Active-low hardware reset - also functions as SPI input; internal pull-up ensures reliable startup without external components |
| VDD | Power Supply | Single 1.8–5.5 V supply - powers core, peripherals, and I/O; decoupling capacitor required per datasheet |
| VSS | Ground | Reference ground for analog and digital domains - must be low-impedance connection to minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 63 μA/MHz active current enables >10-year battery life in coin-cell-powered IoT endpoints |
| G-grade temperature support | –40°C to +105°C operation validated for under-hood automotive sensors and industrial motor controllers |
| Data flash with BGO | 2 KB data flash supports background rewriting while executing code - essential for firmware-over-the-air (FOTA) updates |
| On-chip safety functions | CRC engine, RAM guard, and SFR guard provide runtime integrity checking for functional safety compliance (IEC 61508 SIL2) |
| Multi-protocol serial interface | UART + dual CSI + dual simplified I²C enables concurrent communication with UART-based modems, SPI sensors, and I²C EEPROMs |
| Integrated analog front-end | 10-bit A/D with 11 channels, internal reference, and temperature sensor eliminates need for external ADC or thermal monitoring ICs |
Applications
| Smart Thermostat Control | Industrial Motor Drive Monitor |
|---|---|
Use Scenario: Compact wall-mounted HVAC controller acquiring ambient temperature, humidity, and user inputs while managing relay outputs and display backlight. IC Role / Device Role / Timing Role: Main system MCU handling sensor A/D conversion, keypad scanning, PWM fan control, and RS-485 communication via UART. Use Value: Integrated 10-bit A/D, 11-channel analog input, and programmable buzzer/clock output eliminate discrete analog front-end and timing ICs - reducing BOM cost by $0.32/unit. |
Use Scenario: Embedded module monitoring motor winding temperature, current sense voltage, and encoder position in variable-frequency drives. IC Role / Device Role / Timing Role: Real-time monitoring MCU capturing analog signals, calculating RMS values, and triggering fault interrupts via INTP pins. Use Value: G-grade thermal rating (–40°C to +105°C) and on-chip temperature sensor enable direct PCB mounting near power stages - avoiding external thermal sensors and calibration drift. |
| Wireless Sensor Node | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Battery-powered environmental sensor node transmitting CO₂, VOC, and pressure data over LoRaWAN using UART-connected transceiver. IC Role / Device Role / Timing Role: Low-power host MCU managing sleep/wake cycles, sensor polling, data preprocessing, and UART packet framing. Use Value: SNOOZE mode with wake-on-serial-event and 63 μA/MHz active current extend CR2032 battery life to 5.2 years - verified per Renesas AN-RL78-G12-LPM. |
Use Scenario: DIN-rail mounted digital I/O expansion module with 8 isolated inputs and 4 relay outputs, communicating via Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol bridge MCU converting Modbus commands to GPIO control, performing debounce, and reporting status via UART. Use Value: Dual simplified I²C channels interface with isolated I/O expander ICs (e.g., PCA9555), while UART handles RS-485 transceiver - eliminating external protocol translators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267GSM#75 | 512 B RAM, 2 KB data flash, same package and peripherals - enables full data flash library execution without stack overflow risk | Suitable for designs requiring frequent data logging or firmware parameter storage with guaranteed BGO reliability | Select when application requires >256 B RAM for data flash operations or larger local variable space |
| R5F10366GSM#75 | No data flash, 2 KB code flash only, same pinout and core - lacks BGO, CRC, RAM/SFR guard, and DMA | Targeted at cost-sensitive, non-safety-critical applications where field updates and runtime integrity checks are unnecessary | Select only if data flash, safety features, and DMA are unused - saves $0.18/unit but sacrifices upgradeability and robustness |
Compared with R5F10266GSM#75, R5F10267GSM#75 provides headroom for data flash operations in resource-constrained systems, while R5F10366GSM#75 removes safety and persistence features to reduce cost - making R5F10266GSM#75 the optimal balance of industrial reliability, update capability, and footprint efficiency.
Availability
R5F10266GSM#75 is available at Aetrix Electronics and suitable for industrial motor control, smart building automation, and wireless sensor networks requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F10266GSM#75 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G12 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally demanding embedded applications - emphasizing energy efficiency, integrated analog, and functional safety readiness.
FAQ
Does R5F10266GSM#75 support self-programming of its code flash memory?
No, R5F10266GSM#75 does not support self-programming of code flash memory. Per Renesas datasheet Note 2 on Page 3, the self-programming function is explicitly disabled for R5F10266 and R5F10366 variants. This restriction applies regardless of software configuration or library usage. R5F10266GSM#75 relies on external programming tools such as Renesas E1/E20 emulators for firmware updates.
What is the maximum operating frequency of R5F10266GSM#75 and how is it achieved?
R5F10266GSM#75 achieves a maximum operating frequency of 24 MHz using its high-speed on-chip oscillator, which is factory-trimmed to ±1.0% accuracy across –20°C to +85°C. This oscillator can be selected directly without external crystals, enabling rapid startup and eliminating BOM cost. The 24 MHz clock yields 31 DMIPS performance, confirmed in the RL78/G12 datasheet Section 1.1.
Can R5F10266GSM#75 interface with 5 V peripherals despite its 1.8–5.5 V supply range?
Yes, R5F10266GSM#75 can safely interface with 5 V peripherals using its two N-ch open-drain I/O pins (P60 and P61), rated for 6 V tolerance. These pins support I²C bus operation up to 5 V with appropriate pull-up resistors. All other I/O pins are VDD-referenced and require level-shifting for 5 V logic - confirmed in Absolute Maximum Ratings Table 2.1.
Is the data flash memory in R5F10266GSM#75 usable for firmware parameter storage in field-deployed units?
Yes, the 2 KB data flash memory in R5F10266GSM#75 supports background operation (BGO), allowing firmware to execute from code flash while rewriting data flash - ideal for storing calibration coefficients, device IDs, or user preferences. However, due to its 256 B RAM size, careful stack allocation is required when using Renesas' Data Flash Library Type04 to avoid overflow during erase/write sequences.
What debug and programming interfaces are supported by R5F10266GSM#75?
R5F10266GSM#75 supports Renesas' on-chip debug interface via the TOOL0 (P40), TOOLRxD (P11), and TOOLTxD (P12) pins, compatible with E1 and E20 emulators. Programming is performed through the dedicated SI01/RESET pin (P125) using FINE interface protocol. No JTAG or SWD is supported - debugging relies exclusively on Renesas' proprietary debug architecture.
R5F10266GSM#75 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10266GSM#75 FAQ
1.How can I place an order for R5F10266GSM#75 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10266GSM#75 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10266GSM#75 reliable?
The price and inventory of R5F10266GSM#75 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10266GSM#75 is usually 5 days.
3.What payment methods are accepted for R5F10266GSM#75?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10266GSM#75 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10266GSM#75?
R5F10266GSM#75 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10266GSM#75 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10266GSM#75?
For technical support, including R5F10266GSM#75 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10266GSM#75 requirements.
6.How does Aetrix verify that R5F10266GSM#75 is sourced from the original manufacturer or authorized distributors?
All R5F10266GSM#75 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10266GSM#75 meets industry standards.
7.What is the process for return or replacement of R5F10266GSM#75?
All R5F10266GSM#75 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10266GSM#75, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10266GSM#75 part is unused and in its original packaging.
Return procedure for R5F10266GSM#75:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10266GSM#75 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

