Renesas R5F10267ASP#55
- Part No.:
- R5F10267ASP#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10267ASP#55.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,130
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10267ASP#55 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 microcontroller with 4 KB code flash, 2 KB data flash, and 256 B RAM, operating from 1.8 V to 5.5 V at up to 24 MHz (31 DMIPS), featuring 11-channel 10-bit ADC, dual CSI/I²C interfaces, and HALT/STOP/SNOOZE power modes - deployed in battery-powered sensor nodes and industrial control panels.
For engineers reviewing the R5F10267ASP#55 datasheet, R5F10267ASP#55 pinout, R5F10267ASP#55 application, or R5F10267ASP#55 equivalent, key selection criteria include its 2 KB on-chip data flash for EEPROM emulation, ±1.0% high-speed on-chip oscillator accuracy over –20 to +85°C, CRC hardware accelerator, and 2-channel DMA - all within a 4.4 × 6.5 mm LSSOP-20 package.
Technical Context
The R5F10267ASP#55 implements the RL78 CPU core with 3-stage pipeline CISC architecture, 1 MB address space, and configurable instruction timing (0.04167 µs min @ 24 MHz). It integrates a dedicated low-speed on-chip oscillator (15 kHz) for watchdog operation and supports peripheral I/O redirection via PIOR register for flexible pin assignment.
Its power management includes on-chip POR, 12-level voltage detector (LVD), and three ultra-low-power modes: HALT (63 μA/MHz active current), STOP (0.23 μA typical), and SNOOZE (background data flash write during low-power CPU sleep). The device uses HS mode for main clock (1–24 MHz) and LS mode for low-voltage operation (1–8 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 8×8-bit register banks ×4 |
| Operating Voltage | 1.8 V to 5.5 V - enables direct interface with 1.8/2.5/3.3/5 V logic and battery-powered operation down to single-cell Li-ion or alkaline |
| Flash Memory | 4 KB code flash + 2 KB data flash - supports self-programming with flash shield window and background operation (BGO) for real-time firmware updates |
| ADC | 10-bit resolution, 11 input channels, internal 1.45 V reference and temperature sensor - suitable for analog sensor acquisition without external references |
| Timers | Four 16-bit TAU channels + 12-bit interval timer + windowed watchdog - provides PWM generation, precise timing intervals, and fail-safe reset capability |
| Serial Interfaces | 1 UART, 2 CSI (SPI-compatible), 2 simplified I²C - enables concurrent communication with sensors, displays, and host controllers |
| Power Modes | HALT (63 μA/MHz), STOP (0.23 μA), SNOOZE - extends battery life in intermittent-sensing applications such as smart meters and IoT endpoints |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock/Buzzer Output / SPI Clock / I²C Clock | Multi-function pin supporting synchronous serial communication or precision timing output; selectable via PIOR |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Input / UART RX / I²C Data / Debug RX | Shared serial receive path for multiple protocols; TOOLRxD enables in-circuit debugging without external adapter |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Output / UART TX / Debug TX | Unified transmit path for UART, SPI, and debug - simplifies PCB routing and reduces external component count |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt Pin 2 | Hardware timer capture/compare and external interrupt trigger - supports encoder input or pulse-width measurement |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt Pin 3 | Dual timer channel with interrupt capability - enables dual-edge timing or independent PWM outputs |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / Positive Analog Reference | Primary analog reference input; AVREFP sets full-scale range for ADC - critical for precision sensor signal conditioning |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / Negative Analog Reference | Differential reference pair with P20 - enables true differential ADC measurements and noise rejection |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input with internal sample-and-hold - supports simultaneous sampling across multiple channels |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Additional analog input with shared VDD-supplied reference - used for auxiliary sensor monitoring |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface | Supports capacitive touch key scanning and JTAG/SWD debug interface - eliminates need for separate debug header |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Output / I²C Data / Timer Input 2 / Timer Output 2 / Interrupt Pin 1 | High-density multi-function pin enabling mixed-signal timing, communication, and sensing in compact layouts |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer Input 3 / Timer Output 3 | Second SPI/I²C interface clock with timer capture - supports daisy-chained sensors or dual-bus isolation |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock A / UART TX (remapped) | Secondary I²C clock with key scan capability - allows shared pins for user interface and bus communication |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data A / UART RX (remapped) | Secondary I²C data line with key return function - reduces pin count for HMI-integrated designs |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Input / Timer Input / Interrupt | Crystal oscillator input with fallback timer/interrupt function - ensures system timing continuity during crystal fault |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Output / External Clock / Timer Input / Interrupt | Crystal output or external clock input with timer/interrupt backup - supports flexible clock source selection |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Input / Reset Input | Hardware reset input with SPI data and key scan functions - enables single-pin system recovery and diagnostics |
| P137/INTP0 | Port 13 bit 7 / Interrupt Pin 0 | Dedicated external interrupt input - used for wake-up from STOP mode or event-driven processing |
| VDD | Power Supply | Single 1.8–5.5 V supply - eliminates need for external regulators in multi-rail systems |
| VSS | Ground | Common reference for analog/digital domains - requires low-impedance connection to minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| True low-power platform | 63 μA/MHz active current and 0.23 μA STOP mode - extends coin-cell battery life to >10 years in periodic-sensing applications |
| On-chip data flash (2 KB) | 1,000,000 write cycles with background operation (BGO) - enables robust parameter storage and field firmware updates without halting execution |
| Hardware CRC accelerator | Full CRC-16/CCITT calculation in one instruction cycle - accelerates secure boot, OTA integrity checks, and communication protocol checksums |
| Peripheral I/O redirection (PIOR) | Dynamic remapping of up to 12 peripheral functions across 10 pins - simplifies PCB layout and enables pin reuse across product variants |
| RAM guard & SFR guard | Hardware memory protection against accidental overwrite - prevents runtime corruption of critical variables and control registers |
| Multi-voltage I/O | N-ch open-drain I/O with 6 V tolerance and 1.8/2.5/3.3 V logic compatibility - enables direct interfacing with legacy and mixed-voltage peripherals |
Applications
| Smart Home Sensor Hub | Industrial Temperature Controller |
|---|---|
Use Scenario: Compact wireless node aggregating temperature, humidity, and motion data from multiple analog and digital sensors. IC Role / Device Role / Timing Role: Central MCU managing sensor polling, ADC conversion, data fusion, BLE/Wi-Fi co-processor interface, and ultra-low-power sleep scheduling. Use Value: 2 KB data flash stores calibration coefficients and event logs; ±1.0% oscillator accuracy ensures reliable time-stamping; 11-channel ADC eliminates external multiplexers. |
Use Scenario: DIN-rail mounted controller regulating heating elements using thermistor feedback and PID computation. IC Role / Device Role / Timing Role: Real-time control unit executing closed-loop algorithms, driving SSR outputs, and communicating via Modbus RTU over UART. Use Value: Four 16-bit TAU channels generate precise PWM for heater duty-cycle control; hardware CRC validates Modbus frames; STOP mode reduces standby power to <1 µW. |
| Portable Medical Monitor | Automotive Body Control Module (BCM) Subsystem |
Use Scenario: Battery-powered wearable measuring ECG, SpO₂, and respiration rate with clinical-grade accuracy. IC Role / Device Role / Timing Role: Signal acquisition MCU performing analog front-end conditioning, oversampled ADC, digital filtering, and Bluetooth LE packetization. Use Value: Internal 1.45 V reference and temperature sensor enable auto-calibration; SNOOZE mode allows continuous data flash writes during low-power CPU sleep; 20-pin LSSOP fits tight form factors. |
Use Scenario: Secondary control unit managing interior lighting, door locks, and window motors in entry-level vehicles. IC Role / Device Role / Timing Role: Dedicated subsystem MCU handling LIN bus communication, GPIO expansion, and PWM dimming for LED lighting. Use Value: Dual CSI/I²C interfaces connect to LIN transceiver and ambient light sensor; 2-channel DMA offloads UART/LIN data transfers; -40 to +85°C rating meets automotive AEC-Q100 Class 2 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10268ASP#55 | 8 KB code flash, 512 B RAM, same 20-pin LSSOP package and peripheral set | Higher memory capacity required for complex protocol stacks or larger firmware images | Select when firmware size exceeds 4 KB or additional RAM is needed for buffering or RTOS tasks |
| R5F10367ASP#55 | No data flash, no CRC, no DMA, ±5.0% oscillator accuracy, same 4 KB flash and 256 B RAM | Cost-sensitive consumer applications where EEPROM emulation and hardware safety features are not required | Choose for price-optimized designs lacking field update needs or functional safety requirements |
Compared with R5F10268ASP#55, the R5F10267ASP#55 offers lower memory cost and footprint efficiency; versus R5F10367ASP#55, it delivers deterministic data retention, secure boot support via CRC, and tighter timing control - making it optimal for upgradable, safety-aware embedded systems.
Availability
R5F10267ASP#55 is available at Aetrix Electronics and suitable for smart home sensor hubs, portable medical monitors, and industrial temperature controllers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for R5F10267ASP#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and IoT markets.
The RL78/G12 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and resource-constrained embedded applications - emphasizing energy efficiency, integrated analog peripherals, and simplified development.
FAQ
What is the maximum operating frequency and corresponding DMIPS performance of the R5F10267ASP#55?
The R5F10267ASP#55 operates at up to 24 MHz using its high-speed on-chip oscillator, delivering 31 DMIPS of processing performance. This benchmark reflects integer instruction throughput under standard conditions (VDD = 3.3 V, TA = 25°C) and is validated per the RL78/G12 specification R01DS0193EJ0250. Its minimum instruction execution time is 0.04167 µs at 24 MHz, enabling responsive real-time control in the R5F10267ASP#55.
Does the R5F10267ASP#55 include on-chip data flash memory, and what are its endurance and voltage requirements?
Yes, the R5F10267ASP#55 integrates 2 KB of on-chip data flash memory rated for 1,000,000 write/erase cycles (typical) and supports background operation (BGO) for concurrent program execution during rewrites. It operates across the full supply range of 1.8 V to 5.5 V, eliminating the need for voltage boost circuits during data logging - a key differentiator confirmed in the R5F10267ASP#55 datasheet section 1.1.
What power-saving modes does the R5F10267ASP#55 support, and what are their typical current draws?
The R5F10267ASP#55 supports HALT (63 μA/MHz active current), STOP (0.23 μA typical), and SNOOZE modes. In STOP mode, only the low-speed oscillator and RTC remain active; SNOOZE enables data flash writes while CPU sleeps. These values are measured at VDD = 3.0 V, TA = 25°C per R01DS0193EJ0250 Rev.2.50, and define the R5F10267ASP#55's suitability for multi-year battery operation.
How many analog input channels and what ADC resolution does the R5F10267ASP#55 provide?
The R5F10267ASP#55 features an 11-channel, 10-bit successive-approximation ADC with internal 1.45 V reference voltage and integrated temperature sensor. Channels ANI0–ANI3 and ANI16–ANI22 are accessible on the 20-pin LSSOP package, and the ADC supports both single-ended and differential (ANI0/ANI1) configurations - all specified in the R5F10267ASP#55 electrical characteristics table (page 17).
Is the R5F10267ASP#55 pin-compatible with other RL78/G12 family members in the same package?
Yes, the R5F10267ASP#55 shares identical pinout and package (LSSOP-20) with all R5F102xxASP and R5F103xxASP variants, including R5F10268ASP#55 and R5F10367ASP#55. Function mapping is consistent across the family, though peripheral availability (e.g., data flash, CRC, DMA) varies by part number - verified in the RL78/G12 pin configuration diagrams (pages 7–9) and R5F10267ASP#55 ordering matrix.
R5F10267ASP#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10267ASP#55 FAQ
1.How can I place an order for R5F10267ASP#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10267ASP#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10267ASP#55 reliable?
The price and inventory of R5F10267ASP#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10267ASP#55 is usually 5 days.
3.What payment methods are accepted for R5F10267ASP#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10267ASP#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10267ASP#55?
R5F10267ASP#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10267ASP#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10267ASP#55?
For technical support, including R5F10267ASP#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10267ASP#55 requirements.
6.How does Aetrix verify that R5F10267ASP#55 is sourced from the original manufacturer or authorized distributors?
All R5F10267ASP#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10267ASP#55 meets industry standards.
7.What is the process for return or replacement of R5F10267ASP#55?
All R5F10267ASP#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10267ASP#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10267ASP#55 part is unused and in its original packaging.
Return procedure for R5F10267ASP#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10267ASP#55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

