Renesas R5F10267ASP#V0
- Part No.:
- R5F10267ASP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10267ASP#V0.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,319
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10267ASP#V0 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 microcontroller designed for cost-sensitive consumer and industrial embedded control. It integrates 4 KB code flash, 2 KB data flash, 256 B RAM, 10-bit 11-channel ADC, 4-channel 16-bit TAU timer, UART/CSI/I²C serial interfaces, and operates from 1.8 V to 5.5 V with true low-power HALT/STOP/SNOOZE modes - enabling battery-powered sensor nodes and smart appliance control panels.
For engineers reviewing the R5F10267ASP#V0 datasheet, R5F10267ASP#V0 pinout, R5F10267ASP#V0 application, or R5F10267ASP#V0 equivalent, key selection criteria include its 4 KB flash + 2 KB data flash pairing, 20-pin LSSOP-20 package with 18 I/Os (including 2× 6-V-tolerant N-ch open-drain), integrated CRC and RAM guard safety features, and high-accuracy ±1.0% on-chip oscillator across –40°C to +85°C.
Technical Context
The R5F10267ASP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, delivering 31 DMIPS at 24 MHz while consuming only 63 μA/MHz. Its memory subsystem includes dedicated 2 KB data flash supporting background operation (BGO) and 1,000,000 write cycles, alongside code flash with block erase prohibition for security.
Peripherals are optimized for mixed-signal control: dual CSI channels (SPI-compatible), one UART, two simplified I²C interfaces, 11-channel ADC with internal 1.45 V reference and temperature sensor, and DMA controller with 2 channels for efficient peripheral-to-memory transfers without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline; enables deterministic real-time control at 31 DMIPS @ 24 MHz |
| Flash Memory | 4 KB code flash + 2 KB data flash; supports self-programming and BGO for firmware updates without halting execution |
| RAM | 256 B on-chip RAM; sufficient for small RTOS stacks and sensor data buffering in ultra-low-cost designs |
| ADC | 10-bit resolution, 11 input channels, internal 1.45 V reference, and integrated temperature sensor; eliminates external references for thermal monitoring |
| Operating Voltage | 1.8 V to 5.5 V single supply; enables direct interface with 1.8 V, 3.3 V, and 5 V peripherals without level shifters |
| Power Modes | HALT (63 μA/MHz), STOP (0.52 μA), SNOOZE (low-power wake-up with peripheral activity); extends battery life in intermittent-sensing applications |
| Oscillator Accuracy | ±1.0 % @ –20°C to +85°C (high-speed on-chip oscillator); reduces need for external crystal in cost-constrained timing-critical systems |
Pinout & Package
LSSOP-20 package (4.4 × 6.5 mm, 0.65-mm pitch), lead-free, RoHS-compliant, tray packaging (#V0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply | Primary 1.8–5.5 V supply rail; decoupling capacitor required per datasheet layout guidelines |
| VSS | Ground | Digital ground reference; must be connected to system GND plane with low-impedance path |
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Multi-function port pin | Configurable as SPI clock, I²C clock, buzzer output, or analog input - enables flexible peripheral sharing |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Serial input / debug receive | Supports UART RX, SPI slave-in, I²C data, and on-chip debug communication - simplifies programming and diagnostics |
| P12/ANI18/SO00/TxD0/TOOLTxD | Serial output / debug transmit | Provides UART TX, SPI slave-out, I²C data, and debug TX - enables single-wire debug and host communication |
| P20/ANI0/AVREFP | Analog reference positive | Positive reference input for ADC; can be driven externally or used as ADC channel 0 input |
| P21/ANI1/AVREFM | Analog reference negative | Negative reference input for ADC; supports differential measurement mode when paired with AVREFP |
| P40/KR0/TOOL0 | Debug I/O / key return | Used for on-chip debug data exchange and keypad scanning - reduces BOM count in HMI designs |
| P125/KR1/SI01/RESET | Reset input / SPI slave-in | Active-low hardware reset with internal pull-up; also serves as secondary SPI data input for expanded peripheral connectivity |
Key Features
| Feature | Design Value |
|---|---|
| True low-power architecture | 63 μA/MHz active current + 0.52 μA STOP mode enables >5-year battery life in coin-cell-powered IoT sensors |
| Data flash with BGO | 2 KB data flash allows firmware parameter storage and over-the-air updates while executing application code from main flash |
| CRC and memory guard | Hardware CRC engine + RAM/SFR guard detects memory corruption - critical for functional safety in industrial controls |
| Flexible serial interface set | 1 UART + 2 CSI + 2 simplified I²C channels support simultaneous communication with UART modems, SPI sensors, and I²C EEPROMs |
| Integrated temperature sensor | On-die temperature sensor calibrated to ±3°C accuracy eliminates external thermal ICs in ambient monitoring applications |
Applications
| Smart Appliance Control Panel | Industrial Sensor Node |
|---|---|
Use Scenario: Touchless user interface with LED indicators, buzzer feedback, and temperature-triggered fan control in home HVAC units. IC Role / Device Role / Timing Role: Main system controller managing keypad scan, ADC-based thermistor reading, PWM-driven fan speed, and buzzer tone generation. Use Value: Integrated 10-bit ADC, programmable clock/buzzer output, and 4 KB flash enable full UI logic in single chip - reducing PCB area and BOM cost by 30% vs. discrete MCU+peripheral solution. |
Use Scenario: Battery-powered vibration and temperature monitor deployed on factory motors with LoRaWAN backhaul. IC Role / Device Role / Timing Role: Data acquisition engine sampling accelerometer and thermal sensors, performing local threshold detection, and waking radio only on event. Use Value: 0.52 μA STOP mode + SNOOZE wake-on-ADC interrupt extends 2000 mAh battery life to 7+ years - eliminating maintenance cycles in inaccessible locations. |
| Energy Metering Subsystem | White Goods Motor Control |
Use Scenario: Secondary MCU in smart electricity meter handling tamper detection, LCD refresh, and secure firmware update via isolated UART. IC Role / Device Role / Timing Role: Secure co-processor interfacing with main metering ASIC via UART, validating firmware signatures using on-chip CRC and flash lock bits. Use Value: 2 KB data flash stores cryptographic keys and update metadata; flash block protection prevents unauthorized reprogramming - meeting IEC 62056-21 security requirements. |
Use Scenario: BLDC motor commutation supervisor in washing machine drum drive, synchronizing hall-effect inputs with PWM outputs. IC Role / Device Role / Timing Role: Timing-critical peripheral manager generating precise 3-phase PWM signals while monitoring overcurrent via analog comparator inputs. Use Value: 4-channel 16-bit TAU timer with dead-time insertion and 11-channel ADC sampling motor phase currents at 100 kSPS - achieving <1% torque ripple without external timers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10268ASP#V0 | 8 KB code flash, 512 B RAM, same 20-pin LSSOP package and peripheral set | Supports larger firmware images (e.g., BLE stack + sensor fusion) but requires more PCB layout space for decoupling | Select when firmware size exceeds 4 KB or additional RAM is needed for complex state machines |
| R5F10367ASP#V0 | No data flash, no CRC/RAM guard, ±5.0% oscillator accuracy, same pinout and flash size | Suitable for non-safety-critical, cost-optimized designs where field firmware updates are not required | Choose for price-sensitive consumer products where data retention and functional safety are not mandated |
Compared with R5F10267ASP#V0, R5F10268ASP#V0 provides scalable memory headroom for future feature upgrades, while R5F10367ASP#V0 trades data flash reliability and oscillator precision for lower unit cost - making the R5F10267ASP#V0 optimal for balanced cost-performance-safety in mid-tier industrial controls.
Availability
R5F10267ASP#V0 is available at Aetrix Electronics and suitable for smart appliance control panels, industrial sensor nodes, energy metering subsystems, and white goods motor control requiring stable component supply and long-term production continuity.
Supply support for R5F10267ASP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G12 product line delivers ultra-low-power 16-bit MCUs targeting cost-sensitive embedded control applications - emphasizing energy efficiency, integrated peripherals, and functional safety features for consumer and industrial end equipment.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F10267ASP#V0?
The R5F10267ASP#V0 achieves 24 MHz maximum operation using its high-speed on-chip oscillator, delivering 31 DMIPS at 63 μA/MHz - resulting in 1.512 mA active current. At 1 MHz, it consumes just 63 μA, and in STOP mode drops to 0.52 μA. These values are measured at VDD = 3.3 V and TA = 25°C per R01DS0193EJ0250 Rev.2.50.
Does the R5F10267ASP#V0 support in-system programming and field firmware updates?
Yes, the R5F10267ASP#V0 supports in-system programming via its on-chip debug interface and includes 2 KB of data flash memory with background operation (BGO) capability. This allows firmware parameters or calibration data to be rewritten while the application runs from code flash - confirmed in Section 1.1 Features and Chapter 3 of the RL78/G12 User's Manual.
What safety features are implemented in the R5F10267ASP#V0 for industrial applications?
The R5F10267ASP#V0 includes hardware CRC calculation, RAM guard, and SFR guard functions - all documented in Section 1.3.3 Peripheral Functions of R01DS0193EJ0250. These features detect memory corruption and unauthorized register access, supporting basic functional safety requirements in industrial control systems without external watchdog ICs.
Can the R5F10267ASP#V0 interface directly with 1.8 V and 5 V peripherals?
Yes, the R5F10267ASP#V0 supports 1.8 V to 5.5 V operation and includes two 6-V-tolerant N-ch open-drain I/O pins (P60, P61) plus standard CMOS I/Os configurable for TTL input buffer and on-chip pull-up. This enables direct connection to 1.8 V logic, 3.3 V sensors, and 5 V legacy peripherals without external level shifters - verified in Section 1.1 Features and Pin Identification (Page 10).
What is the ADC configuration and accuracy specification for the R5F10267ASP#V0?
The R5F10267ASP#V0 integrates an 11-channel 10-bit successive-approximation ADC with internal 1.45 V reference voltage and on-die temperature sensor. Integral nonlinearity is ±2 LSB, and conversion time is 1.1 μs per sample at fADCLK = 16 MHz - detailed in Section 1.1 Features and Electrical Specifications (Page 17–18) of R01DS0193EJ0250.
R5F10267ASP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10267ASP#V0 FAQ
1.How can I place an order for R5F10267ASP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10267ASP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10267ASP#V0 reliable?
The price and inventory of R5F10267ASP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10267ASP#V0 is usually 5 days.
3.What payment methods are accepted for R5F10267ASP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10267ASP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10267ASP#V0?
R5F10267ASP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10267ASP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10267ASP#V0?
For technical support, including R5F10267ASP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10267ASP#V0 requirements.
6.How does Aetrix verify that R5F10267ASP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F10267ASP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10267ASP#V0 meets industry standards.
7.What is the process for return or replacement of R5F10267ASP#V0?
All R5F10267ASP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10267ASP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10267ASP#V0 part is unused and in its original packaging.
Return procedure for R5F10267ASP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10267ASP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

