Renesas R5F10267GSM#15
- Part No.:
- R5F10267GSM#15
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10267GSM#15.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10267GSM#15 from Renesas is a 20-pin TSSOP-packaged RL78/G12 16-bit MCU with 2 KB code flash, 2 KB data flash, and 256 B RAM, operating at 1.8–5.5 V and supporting industrial-grade temperature range (−40°C to +105°C). It integrates an ultra-low-power CPU core (63 μA/MHz), 10-bit 11-channel ADC, 4-channel 16-bit timer, UART/CSI/I²C serial interfaces, and on-chip debug functionality - deployed in battery-powered sensor nodes and industrial control panels.
For engineers reviewing the R5F10267GSM#15 datasheet, R5F10267GSM#15 pinout, R5F10267GSM#15 application, or R5F10267GSM#15 equivalent, key selection criteria include its G-grade thermal rating, integrated 2 KB data flash for field firmware updates, 20-pin TSSOP package footprint, and support for STOP/HALT/SNOOZE low-power modes in resource-constrained embedded designs.
Technical Context
The R5F10267GSM#15 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, delivering 31 DMIPS at 24 MHz while maintaining ultra-low active current (63 μA/MHz). Its memory subsystem includes 2 KB code flash (1 KB block size), 2 KB data flash with background operation (BGO) and 1M write cycles, and 256 B RAM - all accessible under single-supply 1.8–5.5 V operation.
Peripheral integration includes one UART channel, two CSI (SPI-compatible) channels, two simplified I²C channels, four 16-bit timer channels with PWM capability, watchdog and interval timers, and a 10-bit 11-channel ADC with internal 1.45 V reference and temperature sensor - all managed via vectored interrupts and DMA (2 channels) for deterministic real-time response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline, 1 MB address space, and 31 DMIPS @ 24 MHz |
| Memory Configuration | 2 KB code flash (1 KB erase blocks), 2 KB data flash (BGO enabled, 1M rewrite cycles), 256 B RAM |
| Operating Voltage & Temp | 1.8–5.5 V supply; industrial-grade −40°C to +105°C ambient (G-grade marking) |
| Power Modes | HALT (0.52 μA), STOP (0.49 μA), SNOOZE (retains RAM, clocks select peripherals during sleep) |
| Analog Peripherals | 10-bit 11-channel ADC with internal 1.45 V reference, temperature sensor, and AVREFP/AVREFM inputs |
| Serial Interfaces | 1 × UART, 2 × CSI (SPI-compatible), 2 × simplified I²C - all configurable via PIOR register |
| Timers & Control | 4 × 16-bit timer channels (PWM-capable), 1 × 12-bit interval timer, 1 × windowed watchdog timer |
Pinout & Package
Package: 20-pin TSSOP (PTSP0020JI-A), 4.4 mm × 6.5 mm, 0.65 mm pitch, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog input 16 / Programmable clock/buzzer output / SPI clock / I²C clock | Multi-function pin supporting timer-triggered buzzer tone generation, synchronous serial communication, or analog sensing |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog input 17 / SPI input / UART receive / I²C data / debug RX | Shared serial data path enables dual-role use: peripheral interface or on-chip debug communication |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog input 18 / SPI output / UART transmit / I²C data / debug TX | Enables full-duplex UART or SPI operation while retaining analog input capability when unused |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog input 19 / Timer input 0 / Timer output 0 / External interrupt 2 | Hardware timer capture/compare and edge-triggered interrupt on same pin reduces external logic |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog input 20 / Timer input 1 / Timer output 1 / External interrupt 3 | Supports quadrature encoder input or PWM output with synchronized interrupt handling |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog input 0 / Positive analog reference voltage | Dedicated AVREFP input enables precise ratiometric ADC measurements independent of VDD noise |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog input 1 / Negative analog reference voltage | Paired with P20 to establish differential reference for high-accuracy analog front-end design |
| P22/ANI2 | Port 2 bit 2 / Analog input 2 | General-purpose analog input with internal sampling capacitor; supports temperature sensor readout |
| P23/ANI3 | Port 2 bit 3 / Analog input 3 | Additional analog channel usable for multi-sensor monitoring or calibration voltage measurement |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key return 0 / Debug I/O | Enables low-pin-count key matrix scanning or bidirectional debug communication without dedicated pins |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog input 22 / SPI output / I²C data / Timer input 2 / Timer output 2 / Interrupt 1 | High-density peripheral multiplexing allows flexible allocation across timing, communication, and sensing functions |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog input 21 / SPI clock / I²C clock / Timer input 3 / Timer output 3 | Supports second SPI/I²C bus and dual timer capture/compare on shared physical pin |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key return 4 / I²C clock A / UART transmit (remapped) | N-ch open-drain I/O with 6 V tolerance; enables direct connection to 3.3 V or 5 V I²C buses |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key return 5 / I²C data A / UART receive (remapped) | Complements P60 for hardware I²C interface; supports remapped UART for pin-flexible routing |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key return 3 / Crystal input / Timer input / Interrupt | Primary crystal oscillator input; also serves as timer input or interrupt source when X1 not used |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key return 2 / Crystal output / External clock / Timer input / Interrupt | Crystal output or external clock input; doubles as timer input for event counting or synchronization |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key return 1 / SPI input / Reset input | Active-low reset pin with internal pull-up; also functions as SPI input when reset disabled via software |
| P137/INTP0 | Port 13 bit 7 / External interrupt 0 | Dedicated interrupt pin with priority control; supports wake-up from STOP mode on asynchronous events |
| VDD | Power supply | Single 1.8–5.5 V supply rail; powers core, peripherals, and I/O; decoupling required per datasheet layout guidelines |
| VSS | Ground | Reference ground for analog and digital domains; requires low-impedance connection to minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 63 μA/MHz active current; HALT mode (0.52 μA), STOP mode (0.49 μA) enable multi-year battery life in sensor nodes |
| Integrated 2 KB data flash | Background operation (BGO) allows concurrent program execution and firmware parameter storage without CPU stall |
| G-grade industrial temperature | Rated for −40°C to +105°C operation, validated for use in motor drives, HVAC controls, and factory automation |
| On-chip safety functions | CRC calculation unit, RAM guard, and SFR guard detect memory corruption and prevent unintended register writes |
| Flexible peripheral remapping | Peripheral I/O redirection register (PIOR) enables dynamic assignment of UART, SPI, I²C, and timer functions to alternate pins |
| 10-bit 11-channel ADC with temp sensor | Internal temperature sensor and 1.45 V reference enable self-calibrating analog measurements without external components |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Battery-powered wireless temperature/humidity sensor with local display and BLE gateway interface. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, LCD refresh, button scan, and UART-to-BLE bridge timing. Use Value: 2 KB data flash stores calibration coefficients and device history; STOP mode extends battery life to >5 years; 11-channel ADC supports multi-sensor fusion. |
Use Scenario: Residential HVAC control panel with touch interface, relay drivers, and environmental monitoring. IC Role / Device Role / Timing Role: Central MCU coordinating temperature regulation, fan speed control via PWM, and user interface responsiveness. Use Value: G-grade thermal rating ensures reliability in enclosed enclosures; 4-channel 16-bit timers generate precise fan PWM; integrated buzzer output eliminates external driver. |
| Programmable Logic Relay | Energy Meter Front-End |
Use Scenario: DIN-rail mounted industrial relay module with configurable I/O, time-delay logic, and RS-485 communication. IC Role / Device Role / Timing Role: Real-time logic executor using timer-based state machines and interrupt-driven I/O monitoring. Use Value: SNOOZE mode maintains UART and timer operation while idling; CRC unit validates configuration flash integrity after power cycle. |
Use Scenario: Sub-metering module measuring voltage, current, and power factor in commercial lighting circuits. IC Role / Device Role / Timing Role: Analog acquisition engine synchronizing 10-bit ADC sampling with zero-crossing detection from timer inputs. Use Value: TI00/TI01 pins capture AC line zero-crossing for precise sampling alignment; AVREFP/AVREFM inputs enable ratiometric accuracy against shunt resistor drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267ASM#15 | Same core, memory, and peripherals but rated for −40°C to +85°C (A-grade), not +105°C | Suitable for consumer or indoor industrial environments without extended thermal stress | Select when cost sensitivity outweighs need for full industrial temperature margin |
| R5F10268GSM#15 | 4 KB code flash + 2 KB data flash + 512 B RAM; otherwise identical pinout, package, and peripheral set | Required for larger firmware images or additional data logging buffers in field-deployed devices | Choose when application firmware exceeds 2 KB or requires extended RAM for communication stacks |
Compared with R5F10267GSM#15, the A-grade R5F10267ASM#15 sacrifices thermal robustness for lower cost, while the R5F10268GSM#15 provides scalable memory headroom without PCB or firmware rework - enabling platform reuse across product tiers.
Availability
R5F10267GSM#15 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat controllers, programmable logic relays, and energy meter front-ends requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F10267GSM#15 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G12 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally demanding embedded applications - balancing performance, integration, and energy efficiency.
FAQ
What is the maximum operating temperature specification for the R5F10267GSM#15?
The R5F10267GSM#15 is rated for industrial-grade operation from −40°C to +105°C (G-grade marking), verified per Renesas' electrical specifications under TA = −40°C to +105°C conditions. This enables deployment in high-temperature enclosures such as motor control cabinets or outdoor industrial gateways where ambient heat buildup occurs.
Does the R5F10267GSM#15 include on-chip data flash memory, and what is its endurance?
Yes, the R5F10267GSM#15 integrates 2 KB of on-chip data flash memory with background operation (BGO) support and a typical endurance of 1,000,000 write/erase cycles at VDD = 1.8–5.5 V. This allows reliable storage of calibration data, device configuration, or firmware update metadata without external EEPROM.
Can the R5F10267GSM#15 operate from a 1.8 V supply, and what peripherals remain functional?
Yes, the R5F10267GSM#15 operates across 1.8–5.5 V. At 1.8 V, the high-speed on-chip oscillator supports frequencies down to 1 MHz, and all core peripherals - including 10-bit ADC, UART, CSI, simplified I²C, timers, and 2 KB data flash - remain fully functional per the datasheet's LS (low-speed main) mode specifications.
How many serial communication interfaces does the R5F10267GSM#15 support, and are they pin-multiplexed?
The R5F10267GSM#15 supports one UART channel, two CSI (SPI-compatible) channels, and two simplified I²C channels - all implemented on shared pins and dynamically assignable via the Peripheral I/O Redirection Register (PIOR). This enables flexible board layout and runtime reconfiguration without hardware changes.
Is the R5F10267GSM#15 pin-compatible with other RL78/G12 20-pin variants like the R5F10268GSM#15?
Yes, the R5F10267GSM#15 is pin-compatible with all RL78/G12 20-pin TSSOP variants including R5F10268GSM#15 and R5F10269GSM#15. They share identical PTSP0020JI-A package dimensions, pin count, pinout, and peripheral mapping - allowing memory-scaling upgrades without PCB redesign.
R5F10267GSM#15 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10267GSM#15 FAQ
1.How can I place an order for R5F10267GSM#15 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10267GSM#15 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10267GSM#15 reliable?
The price and inventory of R5F10267GSM#15 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10267GSM#15 is usually 5 days.
3.What payment methods are accepted for R5F10267GSM#15?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10267GSM#15 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10267GSM#15?
R5F10267GSM#15 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10267GSM#15 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10267GSM#15?
For technical support, including R5F10267GSM#15 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10267GSM#15 requirements.
6.How does Aetrix verify that R5F10267GSM#15 is sourced from the original manufacturer or authorized distributors?
All R5F10267GSM#15 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10267GSM#15 meets industry standards.
7.What is the process for return or replacement of R5F10267GSM#15?
All R5F10267GSM#15 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10267GSM#15, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10267GSM#15 part is unused and in its original packaging.
Return procedure for R5F10267GSM#15:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10267GSM#15 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

