Renesas R5F10267GSM#35
- Part No.:
- R5F10267GSM#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10267GSM#35.pdf
- Description:
- IC MCU 16BIT 4KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,625
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10267GSM#35 from Renesas is a 20-pin, 2 KB code flash, 2 KB data flash, 256 B RAM RL78/G12 16-bit microcontroller operating from 1.8 V to 5.5 V, delivering 31 DMIPS at 24 MHz with ultra-low power consumption (63 μA/MHz). It integrates an 8/10-bit 11-channel ADC, two UART/CSI/I²C-capable serial interfaces, four 16-bit timer channels, and operates across –40°C to +105°C for industrial sensor and control applications.
For engineers reviewing the R5F10267GSM#35 datasheet, R5F10267GSM#35 pinout, R5F10267GSM#35 application, or R5F10267GSM#35 equivalent, this page delivers verified technical context, package mapping, functional alternatives, and supply-ready procurement guidance - all grounded in Renesas' R01DS0193EJ0250 Rev.2.50 specification and ordering documentation.
Technical Context
The R5F10267GSM#35 implements the RL78 CPU core with 3-stage pipeline CISC architecture, 1 MB address space, and selectable high-speed on-chip oscillator (1–24 MHz, ±1.0% accuracy at –20°C to +85°C). Its HALT/STOP/SNOOZE low-power modes enable sub-μA retention in battery-powered systems.
It features integrated safety functions including CRC operation, RAM guard, and SFR guard - exclusive to R5F102-series devices - alongside background data flash rewriting (BGO), self-programming capability, and on-chip debug support. All peripherals are accessible via 18 I/O pins in TSSOP20 package with 2 N-ch open-drain (6 V tolerant) and 4 N-ch open-drain (VDD-tolerant) outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 31 DMIPS @ 24 MHz |
| Memory Configuration | 2 KB code flash (1 KB block size), 2 KB data flash (1M rewrite cycles), 256 B RAM |
| Operating Voltage & Temp | 1.8 V to 5.5 V supply; industrial-grade –40°C to +105°C ambient (G-suffix) |
| Analog Peripherals | 8/10-bit 11-channel ADC with internal 1.45 V reference and temperature sensor |
| Serial Interfaces | 1 UART, 2 CSI (SPI-compatible), 2 simplified I²C channels - all configurable via PIOR |
| Timers & Control | 4-channel 16-bit TAU, 12-bit interval timer, window watchdog timer, programmable clock/buzzer output |
| Power Management | HALT/STOP/SNOOZE modes; on-chip POR/LVD (12-level detection); 63 μA/MHz active current |
Pinout & Package
Package: 20-pin TSSOP (PTSP0020JI-A), 4.4 × 6.5 mm, 0.65-mm pitch, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog input 16 / Buzzer clock / SPI0 clock / I²C0 clock | Multi-function pin supporting peripheral clocking, analog sensing, and serial communication - configurable via PIOR |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog input 17 / SPI0 input / UART0 RX / I²C0 data / Debug RX | Shared serial receive path for UART, SPI, and I²C; enables tool interface without external transceiver |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog input 18 / SPI0 output / UART0 TX / Debug TX | Dual-role transmit pin supporting both application UART and on-chip debug communication |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog input 19 / Timer input 0 / Timer output 0 / Interrupt 2 | Hardware timer capture/compare channel with interrupt capability - supports PWM generation |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog input 20 / Timer input 1 / Timer output 1 / Interrupt 3 | Second independent timer channel for event timing or pulse-width measurement |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog input 0 / ADC positive reference | Primary analog input with dedicated AVREFP connection - critical for precision ADC measurements |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog input 1 / ADC negative reference | Paired with P20 to establish differential ADC reference; enables ratiometric sensor readings |
| P22/ANI2 | Port 2 bit 2 / Analog input 2 | Dedicated analog input with internal sampling capacitor - used for thermistor or voltage monitoring |
| P23/ANI3 | Port 2 bit 3 / Analog input 3 | Fourth analog input in 20-pin variant - supports multi-sensor monitoring in compact designs |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key return 0 / Debug I/O | Supports key matrix scanning and in-circuit debug I/O - eliminates need for separate debug header |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog input 22 / SPI0 output / I²C0 data / Timer input 2 / Timer output 2 / Interrupt 1 | High-density multiplexed pin enabling analog, serial, and timing functions in single footprint |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog input 21 / SPI0 clock / I²C0 clock / Timer input 3 / Timer output 3 | Secondary serial clock source with timer capture/compare - supports dual synchronous peripherals |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key return 4 / I²C0 clock / UART0 TX (remapped) | I²C clock line with optional UART TX remapping - enhances layout flexibility for I²C master designs |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key return 5 / I²C0 data / UART0 RX (remapped) | I²C data line with optional UART RX remapping - simplifies board routing for mixed-protocol systems |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key return 3 / Crystal input / Timer input 3 / Interrupt 3 | Primary crystal oscillator input with secondary timer/interrupt function - supports precise timing and wake-up |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key return 2 / Crystal output / External clock / Timer input 2 / Interrupt 2 | Crystal output or external clock input with timer/interrupt backup - enables flexible clock sourcing |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key return 1 / SPI0 input / Reset input | Hardware reset pin with SPI input alternate function - allows shared signal routing in space-constrained layouts |
| P137/INTP0 | Port 13 bit 7 / Interrupt 0 | Dedicated external interrupt pin - supports fast edge-triggered wake-up from STOP mode |
| VDD | Power supply | Single 1.8–5.5 V supply rail - eliminates need for external regulators in wide-input industrial systems |
| VSS | Ground | Reference ground for analog and digital domains - requires low-impedance connection for ADC stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables <1 μA standby current in STOP mode with RAM retention - ideal for battery-operated sensors |
| On-chip 2 KB data flash with BGO | Allows firmware parameter updates during runtime without halting application execution |
| CRC, RAM guard, and SFR guard | Provides hardware-level memory integrity checking - required for IEC 61508 SIL2-compliant control logic |
| 11-channel 8/10-bit ADC with temp sensor | Eliminates external temperature compensation components in motor control and HVAC feedback loops |
| Configurable serial interfaces (UART/CSI/I²C) | Reduces BOM count by consolidating communication protocols onto shared pins via PIOR register |
| 256 B RAM with 2 KB data flash | Supports real-time data logging and calibration storage in resource-constrained embedded nodes |
Applications
| Industrial Temperature Sensor Node | Smart Appliance Motor Controller |
|---|---|
Use Scenario: Compact, battery-powered environmental monitor deployed in factory machinery enclosures with ambient temperatures up to +105°C. IC Role / Device Role / Timing Role: Primary system controller executing sensor acquisition, local processing, and UART-based telemetry transmission. Use Value: Integrated 11-channel ADC and temperature sensor eliminate external signal conditioning; G-grade rating ensures reliability at full industrial temperature range. |
Use Scenario: BLDC motor commutation and thermal protection circuit in washing machine main control board. IC Role / Device Role / Timing Role: Real-time motor timing controller using TAU0 timer channels for precise PWM generation and phase detection. Use Value: Four 16-bit timer channels with capture/compare support enable six-step commutation without external timers; 2 KB data flash stores motor calibration profiles. |
| Energy Meter Front-End Interface | IoT Edge Gateway Subsystem |
Use Scenario: Isolated metering subsystem interfacing with metrology ICs and communicating via RS-485 to central unit. IC Role / Device Role / Timing Role: Protocol bridge converting SPI-based metrology data to UART/RS-485 frames with CRC-protected framing. Use Value: Hardware CRC engine ensures data integrity across noisy industrial bus; dual serial interfaces handle concurrent metrology and comms tasks. |
Use Scenario: Local decision node aggregating BLE/Zigbee sensor data before forwarding to cloud via cellular modem. IC Role / Device Role / Timing Role: Low-power coordinator managing sleep/wake cycles, sensor polling, and buffered data staging. Use Value: SNOOZE mode reduces average current to <5 μA while maintaining UART wake-up capability - extends coin-cell life beyond 5 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267ASM#35 | Same core, memory, and peripherals; A-grade (–40°C to +85°C) instead of G-grade | Suitable for consumer or non-extended-temperature industrial use; lacks +105°C qualification | Select when ambient temperature remains ≤+85°C and cost sensitivity outweighs extended temp margin |
| R5F10268GSM#35 | 4 KB code flash, 2 KB data flash, 512 B RAM - identical package and pinout | Enables larger firmware (e.g., OTA update stack + application) without PCB change | Choose when future firmware growth or enhanced feature set requires additional code space |
Compared with R5F10267GSM#35, the R5F10267ASM#35 offers identical functionality at lower temperature grade and cost, while the R5F10268GSM#35 provides scalable code density within the same footprint - enabling design reuse across product tiers without layout revision.
Availability
R5F10267GSM#35 is available at Aetrix Electronics and suitable for industrial temperature sensor nodes, smart appliance motor controllers, energy meter front-end interfaces, and IoT edge gateway subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F10267GSM#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G12 family, including R5F10267GSM#35, was engineered for cost-sensitive, ultra-low-power general-purpose control applications demanding industrial temperature resilience, integrated safety features, and minimal external component count.
FAQ
What is the maximum operating frequency and instruction throughput of the R5F10267GSM#35?
The R5F10267GSM#35 achieves a maximum system clock of 24 MHz using its high-speed on-chip oscillator, delivering 31 DMIPS performance. Its minimum instruction execution time is 0.04167 μs at 24 MHz, confirmed in Renesas' R01DS0193EJ0250 Rev.2.50 datasheet Section 1.1. This throughput supports real-time control loops in motor drives and sensor fusion applications without external acceleration.
Does the R5F10267GSM#35 support in-system programming and data retention during power loss?
Yes, the R5F10267GSM#35 supports self-programming of code flash and background operation (BGO) for data flash writes - enabling firmware updates and parameter storage without halting application execution. Its 2 KB data flash guarantees 1,000,000 rewrite cycles at 1.8–5.5 V, and on-chip voltage detector (LVD) triggers interrupt/reset below user-selected thresholds to safeguard data integrity during brownout events.
How many analog input channels does the R5F10267GSM#35 provide, and what ADC resolution options are available?
The R5F10267GSM#35 integrates an 8/10-bit successive approximation ADC with 11 input channels (ANI0–ANI3, ANI16–ANI22), as specified in Section 1.1 and Table 1-1 of R01DS0193EJ0250 Rev.2.50. It includes internal 1.45 V reference and on-die temperature sensor, supporting ratiometric measurements and thermal compensation without external components.
What safety and reliability features are built into the R5F10267GSM#35 for industrial applications?
The R5F10267GSM#35 includes hardware CRC calculation, RAM guard, and SFR guard - features exclusive to the R5F102 series per Section 1.3.3 of R01DS0193EJ0250 Rev.2.50. These protect against memory corruption and unauthorized register access, supporting functional safety requirements in IEC 61508-compliant systems without software overhead.
Is the R5F10267GSM#35 pin-compatible with other RL78/G12 variants in the same package?
Yes, the R5F10267GSM#35 shares identical 20-pin TSSOP (PTSP0020JI-A) pinout with all R5F102xxGSM#35 and R5F102xxASM#35 variants, including R5F10268GSM#35 and R5F10269GSM#35. Pin functions are consistent across the family, allowing direct substitution where memory or temperature grade differences are acceptable per design requirements.
R5F10267GSM#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 512 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10267GSM#35 FAQ
1.How can I place an order for R5F10267GSM#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10267GSM#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10267GSM#35 reliable?
The price and inventory of R5F10267GSM#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10267GSM#35 is usually 5 days.
3.What payment methods are accepted for R5F10267GSM#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10267GSM#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10267GSM#35?
R5F10267GSM#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10267GSM#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10267GSM#35?
For technical support, including R5F10267GSM#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10267GSM#35 requirements.
6.How does Aetrix verify that R5F10267GSM#35 is sourced from the original manufacturer or authorized distributors?
All R5F10267GSM#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10267GSM#35 meets industry standards.
7.What is the process for return or replacement of R5F10267GSM#35?
All R5F10267GSM#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10267GSM#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10267GSM#35 part is unused and in its original packaging.
Return procedure for R5F10267GSM#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10267GSM#35 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

