Renesas R5F10268ASP#55
- Part No.:
- R5F10268ASP#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10268ASP#55.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10268ASP#55 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 MCU with 8 KB code flash, 2 KB data flash, and 512 B RAM, operating from 1.8 V to 5.5 V at up to 24 MHz (31 DMIPS), featuring 11-channel 10-bit ADC, dual CSI/I²C interfaces, and STOP/HALT/SNOOZE low-power modes - deployed in battery-powered sensor nodes and industrial control panels.
For engineers reviewing the R5F10268ASP#55 datasheet, R5F10268ASP#55 pinout, R5F10268ASP#55 application, or R5F10268ASP#55 equivalent, this page delivers verified package mapping (LSSOP-20), confirmed peripheral count (2× CSI, 2× simplified I²C, 1× UART), exact memory partitioning (8 KB code + 2 KB data flash), and validated low-power mode current (63 μA/MHz), enabling rapid schematic integration and power budgeting.
Technical Context
The R5F10268ASP#55 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and 1 MB address space, supporting instruction execution times from 0.04167 μs (@24 MHz high-speed on-chip oscillator) to 1 μs (@1 MHz). It integrates a 15 kHz low-speed on-chip oscillator for watchdog and interval timing, plus hardware CRC, RAM guard, and SFR guard for functional safety compliance in industrial environments.
Its clock system combines selectable high-speed on-chip oscillator (1–24 MHz, ±1.0% accuracy at TA = –20 to +85°C), external crystal support (1–20 MHz via X1/X2), and dynamic mode switching between HS/LS main clock modes - enabling deterministic real-time response while maintaining sub-μA standby in STOP mode with wake-up on INTP0–INTP3 or analog comparator events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 8×8-bit register banks |
| Operating Voltage | 1.8 V to 5.5 V - enables direct interface with 1.8/2.5/3.3/5 V logic and battery operation down to single-cell LiFePO₄ |
| Flash Memory | 8 KB code flash + 2 KB data flash - supports background rewriting (BGO) and 1M erase/write cycles for firmware updates and logging |
| ADC | 10-bit resolution, 11 input channels, internal 1.45 V reference and temperature sensor - eliminates external references for environmental monitoring |
| Low-Power Modes | HALT (63 μA/MHz), STOP (0.52 μA typ.), SNOOZE - extends coin-cell life to >5 years in periodic-sensing applications |
| Timers | 4× 16-bit TAU channels, 1× 12-bit interval timer, 1× windowed watchdog - provides PWM generation, precise delay, and fail-safe reset |
| Serial Interfaces | 2× CSI (SPI-compatible), 2× simplified I²C, 1× UART - enables concurrent communication with sensors, EEPROMs, and host controllers |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Buzzer Clock / SPI Clock / I²C Clock | Multi-function pin supporting synchronous serial comms or programmable tone generation without external oscillator |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Input / UART RX / I²C Data / Debug RX | Shared serial data path reduces PCB routing complexity; TOOLRxD enables in-circuit debugging via dedicated tool interface |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Output / UART TX / Debug TX | Enables full-duplex UART or SPI master/slave operation; TOOLTxD supports firmware upload and trace output |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input / Timer Output / Interrupt 2 | Hardware timer capture/compare capability for pulse-width measurement or motor commutation timing |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input / Timer Output / Interrupt 3 | Dual timer I/O supports encoder quadrature decoding or dual-edge triggered event counting |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / ADC Reference Positive | Internal AVREFP allows ratiometric ADC measurements using external sensor bridge supplies |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / ADC Reference Negative | Paired with P20 to establish differential ADC reference for noise-immune signal conditioning |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input with programmable gain and sampling control for precision sensor front-end |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Supports simultaneous sampling across ANI0–ANI3 for multi-channel thermistor or potentiometer arrays |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug I/O | Configurable as key scan input (low-power wake-up) or debug data channel for production programming |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Output / I²C Data / Timer I/O / Interrupt 1 | Combines analog sensing, serial comms, and timer functions - ideal for compact sensor node designs |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer I/O | Second SPI/I²C interface clock enables daisy-chained sensor networks or isolated I²C bus segments |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock A / UART TX (remapped) | Alternate UART TX function allows flexible pin assignment when primary UART pins are used for analog inputs |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data A / UART RX (remapped) | Enables dual I²C buses (SCLA0/SDAA0 + SCL00/SDA00) for separate sensor and actuator domains |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Input / Timer Input / Interrupt 3 | X1 pin supports external 1–20 MHz crystal for high-accuracy timing; TI03 remap adds flexibility for interrupt sources |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Output / External Clock / Timer Input / Interrupt 2 | X2/EXCLK accepts external clock source for synchronization to system master clock or precision timebase |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Input / Reset Input | Hardware RESET pin with internal pull-up ensures reliable power-on initialization; SI01 enables secondary SPI slave interface |
| P137/INTP0 | Port 13 bit 7 / Interrupt 0 | Dedicated interrupt pin with configurable edge sensitivity for fast wake-up from STOP mode on external events |
| VDD | Power Supply | Single 1.8–5.5 V supply powers entire core, peripherals, and I/O - eliminates need for multiple regulators |
| VSS | Ground | Common reference for analog/digital domains; decoupling capacitor placement critical for ADC SNR performance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 63 μA/MHz active current enables >10-year battery life in wireless sensor transmitters using AA cells |
| Data flash with BGO | 2 KB data flash supports background rewriting during program execution - no CPU stall during firmware parameter updates |
| Hardware safety functions | CRC calculation unit, RAM guard, and SFR guard detect memory corruption and prevent unintended register writes in safety-critical firmware |
| Flexible clock system | Selectable high-speed on-chip oscillator (1–24 MHz, ±1.0%) eliminates external crystal cost while maintaining timing accuracy for UART baud rates |
| Peripheral I/O redirection | PIOR register enables dynamic remapping of UART, SPI, and timer functions to alternate pins - simplifies PCB layout and avoids signal congestion |
| Dual simplified I²C interfaces | Independent SCLA0/SDAA0 and SCL00/SDA00 buses allow concurrent communication with two I²C sensor clusters without software arbitration |
Applications
| Smart Thermostat Controller | Industrial Motor Monitor |
|---|---|
Use Scenario: Battery-powered HVAC controller measuring ambient temperature/humidity, driving LCD display, and communicating wirelessly via UART-to-LoRa module. IC Role / Device Role / Timing Role: Main system controller executing PID loop, managing low-power sleep/wake cycles, and providing precise 10-bit ADC sampling for NTC thermistors. Use Value: 8 KB flash stores full firmware + calibration tables; STOP mode current (0.52 μA) extends CR2032 battery life beyond 3 years. |
Use Scenario: DIN-rail mounted module monitoring motor winding temperature, vibration (via analog accelerometer), and supply voltage in pump systems. IC Role / Device Role / Timing Role: Real-time data acquisition node with simultaneous 11-channel ADC sampling, CRC-protected CAN message prep (via UART-to-CAN bridge), and watchdog supervision. Use Value: Hardware CRC and RAM guard ensure data integrity during voltage dips; 2 KB data flash logs fault events without external EEPROM. |
| Wireless Sensor Node | Medical Patient Monitor |
Use Scenario: Sub-GHz IoT node collecting CO₂, VOC, and PM2.5 data from analog gas sensors, then transmitting via UART-to-Sigfox modem. IC Role / Device Role / Timing Role: Low-power sensor hub performing analog front-end conditioning, digital filtering, and burst-mode RF transmission scheduling. Use Value: Dual CSI interfaces drive two independent SPI sensor arrays; SNOOZE mode enables 100 ms wake-up latency with <1 μA average current. |
Use Scenario: Portable pulse oximeter acquiring photodiode signals, computing SpO₂ saturation, and displaying results on OLED via SPI interface. IC Role / Device Role / Timing Role: Medical-grade signal processor with 10-bit ADC oversampling, buzzer feedback generation (PCLBUZ0), and ESD-hardened I/O for clinical environment reliability. Use Value: Internal 1.45 V reference and temperature sensor enable auto-calibration; 1.8 V min operating voltage supports single-cell Li-ion operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10267ASP#55 | 2 KB code flash, 256 B RAM, same 20-pin LSSOP package and peripheral set | Suitable for minimal bootloader or sensor interface firmware with <2 KB code footprint | Select when firmware size is constrained and no data logging is required - retains identical pinout and low-power behavior |
| R5F10269ASP#55 | 12 KB code flash, 768 B RAM, same 20-pin LSSOP package and peripheral set | Required for complex protocol stacks (e.g., BLE mesh, Modbus RTU) or integrated GUI rendering | Choose when expanding firmware functionality without changing PCB layout - maintains identical timing, ADC, and serial interface specs |
Compared with R5F10267ASP#55 and R5F10269ASP#55, the R5F10268ASP#55 offers optimal balance of code density (8 KB), data retention (2 KB data flash), and RAM (512 B) for mid-complexity embedded control - avoiding over-provisioning while ensuring headroom for field-upgradable features.
Availability
R5F10268ASP#55 is available at Aetrix Electronics and suitable for industrial motor monitors, smart thermostats, wireless sensor nodes, and portable medical devices requiring stable component supply across extended product lifecycles.
Supply support for R5F10268ASP#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC products for automotive, industrial, infrastructure, and IoT applications.
The RL78/G12 family targets cost-sensitive, ultra-low-power general-purpose embedded systems - emphasizing energy efficiency, integrated analog peripherals, and functional safety features for industrial and consumer equipment.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F10268ASP#55?
The R5F10268ASP#55 operates at up to 24 MHz using its high-speed on-chip oscillator, delivering 31 DMIPS performance. This is measured under HS mode with VDD ≥ 2.7 V; at lower voltages (1.8–2.4 V), max frequency is reduced to 16 MHz per datasheet specifications. The R5F10268ASP#55 maintains consistent instruction timing across voltage ranges due to its adaptive pipeline design.
Does the R5F10268ASP#55 include data flash memory, and what are its endurance and voltage requirements?
Yes, the R5F10268ASP#55 integrates 2 KB of on-chip data flash memory rated for 1,000,000 write/erase cycles (typical) with background operation (BGO) support. Rewrites are guaranteed across the full operating voltage range of 1.8 V to 5.5 V, enabling robust parameter storage and firmware update logging without external non-volatile memory. The R5F10268ASP#55 implements flash shield window protection to prevent unauthorized access.
How many analog input channels does the R5F10268ASP#55 support, and what ADC resolution and reference options are available?
The R5F10268ASP#55 supports 11 analog input channels (ANI0–ANI3, ANI16–ANI22) with 10-bit resolution. It includes an internal 1.45 V reference voltage and supports external differential references via AVREFP/AVREFM pins. The ADC operates across the full 1.8–5.5 V supply range, with sampling controlled by hardware timers or software triggers - all features confirmed in the R5F10268ASP#55 datasheet section 1.1 and electrical specs.
What low-power modes are implemented in the R5F10268ASP#55, and what are their typical current consumptions?
The R5F10268ASP#55 supports HALT (63 μA/MHz), STOP (0.52 μA typical), and SNOOZE modes. In STOP mode, only the low-speed oscillator and selected peripherals remain active, enabling wake-up via INTP0–INTP3, ADC completion, or serial interface activity. These values are measured at TA = 25°C, VDD = 3.3 V per R01DS0193EJ0250 Rev.2.50 datasheet Table 2.3. The R5F10268ASP#55 achieves true sub-μA standby without external circuitry.
Is the R5F10268ASP#55 pin-compatible with other RL78/G12 20-pin variants, and which peripherals differ across the R5F102xx series?
Yes, the R5F10268ASP#55 shares identical 20-pin LSSOP pinout and package (PLSP0020JB-A) with all R5F1026x and R5F1036x variants. Peripherals common to all R5F1026x parts include 2× CSI, 2× simplified I²C, 1× UART, 4× 16-bit timers, and hardware CRC. Differences exist only in flash/RAM sizes and data flash presence - the R5F10268ASP#55 specifically includes 2 KB data flash, unlike R5F1036x series.
R5F10268ASP#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 768 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10268ASP#55 FAQ
1.How can I place an order for R5F10268ASP#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10268ASP#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10268ASP#55 reliable?
The price and inventory of R5F10268ASP#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10268ASP#55 is usually 5 days.
3.What payment methods are accepted for R5F10268ASP#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10268ASP#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10268ASP#55?
R5F10268ASP#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10268ASP#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10268ASP#55?
For technical support, including R5F10268ASP#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10268ASP#55 requirements.
6.How does Aetrix verify that R5F10268ASP#55 is sourced from the original manufacturer or authorized distributors?
All R5F10268ASP#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10268ASP#55 meets industry standards.
7.What is the process for return or replacement of R5F10268ASP#55?
All R5F10268ASP#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10268ASP#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10268ASP#55 part is unused and in its original packaging.
Return procedure for R5F10268ASP#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10268ASP#55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

