My Inquiry
My Account
Renesas R5F10268GSM#35
- Part No.:
- R5F10268GSM#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10268GSM#35.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 20LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,555
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10268GSM#35 from Renesas Electronics is a 20-pin, 8 KB code flash, 2 KB data flash, 512 B RAM RL78/G12 16-bit microcontroller operating at 1.8–5.5 V, delivering 31 DMIPS at 24 MHz with ultra-low power consumption (63 μA/MHz). It integrates an 11-channel 10-bit ADC, dual CSI/I²C serial interfaces, UART, 4-channel 16-bit TAU timer, and operates across –40°C to +105°C for industrial applications.
For engineers reviewing the R5F10268GSM#35 datasheet, R5F10268GSM#35 pinout, R5F10268GSM#35 application, or R5F10268GSM#35 equivalent, this page delivers verified technical context, package-validated pin functions, real-world use scenarios, and two confirmed alternative parts - all grounded in Renesas' R01DS0193EJ0250 Rev.2.50 specification and RL78/G12 product documentation.
Technical Context
The R5F10268GSM#35 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting instruction execution times from 0.04167 μs (24 MHz high-speed on-chip oscillator) to 1 μs (1 MHz low-speed mode). Its memory subsystem includes 8 KB code flash (1 KB block size), 2 KB data flash with background operation (BGO) and 1M rewrite cycles, and 512 B RAM.
Peripheral integration includes dual simplified SPI (CSI) channels, dual simplified I²C (IIC00/IIC01), one UART0, 4-channel 16-bit timer array (TAU0), 12-bit interval timer, window watchdog timer, CRC calculation unit, and key interrupt support - all enabled under HS (high-speed main) mode per datasheet Section 1.7 and Figure 1-1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 1 MB address space |
| Max Clock Speed | 24 MHz via high-speed on-chip oscillator (±1.0% accuracy, –20 to +85°C) |
| Flash Memory | 8 KB code flash (1 KB erase blocks); 2 KB data flash with BGO and 1M write cycles |
| RAM | 512 B on-chip RAM, sufficient for real-time control stacks and ISR contexts |
| ADC | 10-bit resolution A/D converter with 11 input channels and internal 1.45 V reference |
| Operating Temp | –40°C to +105°C (Industrial G-grade), enabling deployment in harsh thermal environments |
| I/O Count | 18 total I/O pins including 2× 6-V-tolerant N-ch open-drain outputs and key return support |
Pinout & Package
TSSOP20 package (4.4 × 6.5 mm, 0.65-mm pitch), JEDEC standard PTSP0020JI-A footprint, compatible with automated SMT assembly and reflow profiles per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock/Buzzer Output / CSI00 Clock / IIC00 Clock | Multi-function pin supporting synchronous serial communication or precision timing output without external components |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / CSI00 Data In / UART0 RX / IIC00 Data / Debug RX | Shared serial interface and debug path reduces PCB routing complexity and enables in-system programming |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / CSI00 Data Out / UART0 TX / Debug TX | Full-duplex UART/CSI capability on single port pair simplifies peripheral bridging and sensor interfacing |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt Pin 2 | Hardware timer capture/compare and interrupt triggering enable precise edge detection and PWM generation |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt Pin 3 | Dedicated timer I/O supports dual-edge timing measurement or independent PWM channel control |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / Positive Analog Reference Voltage | Internal AVREFP source eliminates need for external reference in single-supply analog sensing |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / Negative Analog Reference Voltage | Enables true differential ADC measurements with programmable gain and offset compensation |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Direct connection to temperature sensor and internal voltage monitor for system health monitoring |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Supports multi-sensor analog aggregation (e.g., current sense + voltage sense + temp) in compact designs |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface I/O | Combines capacitive touch key scanning and debug communication on one pin, reducing BOM count |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / CSI01 Data Out / IIC01 Data / Timer I/O / Interrupt Pin 1 | High-density peripheral multiplexing allows full dual-serial-interface operation while retaining timer and analog capability |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / CSI01 Clock / IIC01 Clock / Timer I/O | Second serial interface clock domain enables isolated sensor bus or redundant communication paths |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / IIC00 Clock / UART0 TX (remappable) | Remappable UART TX allows flexible routing when P12 is used for other functions |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / IIC00 Data / UART0 RX (remappable) | Remappable UART RX enables layout optimization and noise isolation for critical comms lines |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Oscillator Input / Timer Input / Interrupt Pin | Crystal input doubles as timer input or interrupt source, enabling wake-from-STOP event triggering |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Oscillator Output / External Clock Input / Timer Input / Interrupt Pin | External clock input supports precise synchronization to master timing sources or external sensors |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / CSI01 Data In / Reset Input | Hardware reset with integrated pull-up ensures reliable power-on initialization and brown-out recovery |
| VDD | Power Supply | Single 1.8–5.5 V supply supports direct battery (Li-ion, alkaline) or regulated rail operation |
| VSS | Ground | Dedicated ground plane connection point for analog/digital separation and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | 63 μA/MHz active current and sub-μA STOP mode enable >10-year battery life in metering applications |
| Data flash with background operation (BGO) | Allows firmware updates or logging while executing real-time control tasks without interruption |
| Dual simplified SPI (CSI) and dual simplified I²C | Enables concurrent communication with multiple sensors (e.g., IMU + environmental + display) on separate buses |
| CRC calculation unit and RAM/SFR guard | Hardware-accelerated CRC and memory protection reduce MCU load and improve functional safety compliance |
| On-chip 15 kHz low-speed oscillator | Provides guaranteed wake-up timing for watchdog and interval timer during ultra-low-power operation |
| 11-channel 10-bit ADC with internal reference | Eliminates external reference ICs and supports simultaneous sampling of voltage, current, and temperature |
Applications
| Smart Home Sensor Hub | Industrial Motor Controller |
|---|---|
|
Use Scenario: Central node aggregating data from temperature, humidity, motion, and air quality sensors in battery-powered smart thermostats or HVAC controllers. IC Role / Device Role / Timing Role: Main system controller managing sensor polling, local decision logic, wireless module handshaking, and low-power state transitions. Use Value: Integrated 11-channel ADC, dual CSI/I²C, and 63 μA/MHz operation eliminate external signal conditioning and extend battery life beyond 5 years. |
Use Scenario: Closed-loop speed/torque control for BLDC motors in factory automation actuators or pump drives with embedded diagnostics. IC Role / Device Role / Timing Role: Real-time motor commutation engine using TAU0 PWM outputs, ADC current feedback sampling, and fault-triggered STOP mode entry. Use Value: Hardware CRC, RAM guard, and –40°C to +105°C rating ensure robustness against EMI and thermal stress in uncontrolled environments. |
| Portable Medical Monitor | Energy Metering Module |
|
Use Scenario: Wearable or handheld vital sign monitors measuring ECG, SpO₂, and skin temperature with Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Signal acquisition front-end and BLE co-processor handling analog front-end digitization, digital filtering, and packetized data transmission. Use Value: On-chip 1.45 V reference, AVREFP/AVREFM inputs, and 10-bit ADC enable medical-grade analog accuracy without calibration drift. |
Use Scenario: DIN-rail mounted electricity meters performing real-time voltage/current sampling, kWh calculation, and tamper detection. IC Role / Device Role / Timing Role: Metrology co-processor interfacing with isolated sigma-delta ADCs, computing RMS values, and storing billing logs in data flash. Use Value: 2 KB data flash with 1M rewrite cycles and BGO support secure, long-term energy log storage without wear leveling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10269GSM#35 | 12 KB code flash, same 2 KB data flash, 768 B RAM, identical pinout and peripherals | Higher firmware capacity for complex protocol stacks (e.g., Modbus RTU + TLS handshake) | Select when future firmware expansion or dual-application partitioning (e.g., bootloader + app) is required |
| R5F10267GSM#35 | 4 KB code flash, same 2 KB data flash, 256 B RAM, identical pinout and peripherals | Reduced memory footprint suits cost-sensitive, fixed-function devices (e.g., simple relay controllers) | Select when application code fits within 4 KB and BOM cost is primary constraint |
Compared with R5F10269GSM#35 and R5F10267GSM#35, the R5F10268GSM#35 offers optimal balance: sufficient 8 KB flash for field-upgradable firmware with safety margins, 512 B RAM for real-time control buffers, and identical industrial temperature and peripheral support - making it ideal for mid-complexity embedded systems requiring longevity and design stability.
Availability
R5F10268GSM#35 is available at Aetrix Electronics and suitable for industrial motor control, smart metering, portable medical devices, and battery-powered sensor hubs requiring stable component supply, long lifecycle assurance, and RoHS-compliant sourcing.
Supply support for R5F10268GSM#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G12 family was designed for ultra-low-power general-purpose embedded control - targeting cost-sensitive, thermally demanding applications where reliability, code density, and mixed-signal integration are critical.
FAQ
What is the maximum operating frequency and accuracy of the on-chip oscillator in R5F10268GSM#35?
The R5F10268GSM#35 features a high-speed on-chip oscillator rated up to 24 MHz with ±1.0% accuracy over –20°C to +85°C ambient, and ±2.0% over its full –40°C to +105°C industrial range. This oscillator serves as the default clock source post-reset and supports dynamic switching between 1–24 MHz frequencies without external components, enabling rapid wake-up and adaptive power scaling in the R5F10268GSM#35.
Does R5F10268GSM#35 support background data flash rewriting while executing application code?
Yes, the R5F10268GSM#35 supports Background Operation (BGO) for its 2 KB data flash memory. This allows the CPU to execute instructions from program memory while simultaneously erasing or writing data flash sectors - essential for non-disruptive firmware updates, parameter logging, or secure key storage in safety-critical R5F10268GSM#35 deployments.
How many serial communication interfaces does R5F10268GSM#35 integrate, and what types are they?
The R5F10268GSM#35 integrates two simplified SPI (CSI) channels, two simplified I²C (IIC00/IIC01) channels, and one UART0 channel - all accessible via remappable pins on its 20-pin TSSOP package. These interfaces operate independently and support concurrent communication with multiple peripherals, such as environmental sensors, displays, and wireless modules, without resource contention in the R5F10268GSM#35.
What is the analog capability of R5F10268GSM#35, and does it include internal reference voltage?
The R5F10268GSM#35 includes an 11-channel, 10-bit A/D converter with internal 1.45 V reference voltage and dedicated AVREFP/AVREFM pins for differential measurement. It supports simultaneous sampling across multiple channels and integrates a temperature sensor and voltage monitor - eliminating external references and reducing analog BOM cost in R5F10268GSM#35-based designs.
Is R5F10268GSM#35 pin-compatible with other RL78/G12 20-pin variants like R5F10267GSM#35 or R5F10269GSM#35?
Yes, the R5F10268GSM#35 shares identical TSSOP20 pinout, electrical characteristics, and peripheral mapping with R5F10267GSM#35 and R5F10269GSM#35 - differing only in code flash size (4 KB / 8 KB / 12 KB) and RAM capacity (256 B / 512 B / 768 B). This enables drop-in replacement during prototyping or production ramp without PCB redesign for the R5F10268GSM#35.
R5F10268GSM#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 768 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10268GSM#35 FAQ
1.How can I place an order for R5F10268GSM#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10268GSM#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10268GSM#35 reliable?
The price and inventory of R5F10268GSM#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10268GSM#35 is usually 5 days.
3.What payment methods are accepted for R5F10268GSM#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10268GSM#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10268GSM#35?
R5F10268GSM#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10268GSM#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10268GSM#35?
For technical support, including R5F10268GSM#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10268GSM#35 requirements.
6.How does Aetrix verify that R5F10268GSM#35 is sourced from the original manufacturer or authorized distributors?
All R5F10268GSM#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10268GSM#35 meets industry standards.
7.What is the process for return or replacement of R5F10268GSM#35?
All R5F10268GSM#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10268GSM#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10268GSM#35 part is unused and in its original packaging.
Return procedure for R5F10268GSM#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10268GSM#35 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
