Renesas R5F10268GSP#35
- Part No.:
- R5F10268GSP#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10268GSP#35.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10268GSP#35 from Renesas Electronics is a 20-pin RL78/G12 16-bit microcontroller with 8 KB code flash, 2 KB data flash, and 512 B RAM, operating at 1.8–5.5 V across –40°C to +105°C industrial temperature range. It integrates an ultra-low-power RL78 CPU core (31 DMIPS @ 24 MHz), 10-bit 11-channel ADC, dual CSI/I²C serial interfaces, UART, DMA controller, and hardware CRC for embedded control in battery-powered and thermally demanding applications.
For engineers reviewing the R5F10268GSP#35 datasheet, R5F10268GSP#35 pinout, R5F10268GSP#35 application, or R5F10268GSP#35 equivalent, key selection considerations include its G-grade industrial temp rating, on-chip 2 KB data flash with background operation, 2-channel DMA, and TSSOP20 package with 18 I/O pins - critical for space-constrained, high-reliability sensor nodes and motor control modules.
Technical Context
The R5F10268GSP#35 implements the RL78 CISC CPU core with 3-stage pipeline, supporting instruction execution times from 0.04167 µs (@24 MHz high-speed on-chip oscillator) to 1 µs (@1 MHz). Its memory subsystem includes 8 KB code flash (1 KB block size), 2 KB data flash with 1M rewrite cycles and background operation (BGO), and 512 B RAM - all accessible under single-supply 1.8–5.5 V operation.
Peripheral integration centers on low-power system management: HALT/STOP/SNOOZE modes, on-chip POR/LVD (12-level selectable), 15 kHz low-speed oscillator, and 24 MHz ±1.0% high-accuracy on-chip oscillator (TA = –40°C to +85°C). It delivers 4-channel 16-bit TAU timer, watchdog, 12-bit interval timer, and programmable clock/buzzer output - optimized for deterministic real-time control without external timing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline, 1 MB address space, 31 DMIPS @ 24 MHz |
| Memory Configuration | 8 KB code flash (1 KB erase blocks), 2 KB data flash (BGO enabled, 1M rewrites), 512 B RAM |
| Operating Voltage & Temp | 1.8–5.5 V supply; industrial grade G: –40°C to +105°C ambient operation |
| Analog Peripherals | 10-bit 11-channel ADC with internal 1.45 V reference and temperature sensor |
| Digital Interfaces | 2× simplified SPI (CSI), 2× simplified I²C, 1× UART, 2× DMA channels, hardware CRC |
| Timer System | 4-channel 16-bit TAU timer (PWM-capable), 12-bit interval timer, windowed watchdog timer |
| Package & I/O | TSSOP20 (4.4 × 6.5 mm, 0.65 mm pitch); 18 total I/O pins including 2× 6 V-tolerant N-ch open-drain |
Pinout & Package
Package: 20-pin plastic TSSOP (4.4 × 6.5 mm, 0.65-mm pitch), JEDEC standard PTSP0020JI-A footprint, RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog input 16 / Programmable clock/buzzer / CSI00 clock / I²C00 clock | Multi-function pin supporting synchronous serial communication (CSI/I²C) or precision timing output; enables shared peripheral routing via PIOR register |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog input 17 / CSI00 data in / UART0 receive / I²C00 data / debug interface RX | Combines analog sensing, serial data reception, and on-chip debug connectivity - reduces external signal routing in compact designs |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog input 18 / CSI00 data out / UART0 transmit / I²C00 data / debug interface TX | Full-duplex serial capability (UART + CSI) plus analog input; supports tool-assisted firmware update and diagnostics |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog input 19 / Timer input 0 / Timer output 0 / External interrupt 2 | Hardware timer capture/compare and interrupt trigger on same pin - ideal for encoder input or PWM feedback |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog input 20 / Timer input 1 / Timer output 1 / External interrupt 3 | Dual timer I/O with analog input allows simultaneous signal conditioning and timing-critical event handling |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key return 5 / I²C00 data (open-drain) / UART0 receive (remappable) | Open-drain I²C bus interface with key-scan support; remappable to UART RX for flexible board layout |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key return 4 / I²C00 clock (open-drain) / UART0 transmit (remappable) | Complementary open-drain I²C clock line; supports multi-drop bus topology and key matrix scanning |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog input 0 / Positive analog reference voltage | Dedicated AVREFP pin enables precise ratiometric A/D conversion using external reference or internal 1.45 V source |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog input 1 / Negative analog reference voltage | Paired with P20 to define differential analog reference - improves noise immunity for precision sensor interfaces |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key return 0 / Debug interface I/O | Single-wire debug channel for programming and real-time trace; eliminates need for dedicated SWD/JTAG header |
| P137/INTP0 | Port 13 bit 7 / External interrupt 0 | Edge-triggered interrupt input with dedicated priority level - suitable for emergency stop or fault detection signals |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key return 2 / Crystal oscillator output / External clock input / Timer input / Interrupt | Supports crystal-based timing or external clock injection; dual-use as timer input avoids pin count penalty |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key return 3 / Crystal oscillator input / Timer input / Interrupt | Completes crystal oscillator circuit; also serves as timer input or interrupt source - maximizes peripheral flexibility |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key return 1 / CSI01 data in / Active-low reset input | Hardware reset with integrated key-scan and serial input - simplifies power-on sequencing and user interface design |
| VSS | Ground reference | Dedicated ground pin for analog/digital separation; required for stable ADC operation and low-noise MCU performance |
| VDD | Power supply | Single 1.8–5.5 V supply powers entire chip - eliminates need for LDOs in multi-rail systems |
| P22/ANI2 | Port 2 bit 2 / Analog input 2 | Additional analog channel for multi-sensor monitoring (e.g., temperature + voltage + current) |
| P23/ANI3 | Port 2 bit 3 / Analog input 3 | Fourth dedicated analog input enables 4-channel sensor fusion without external multiplexer |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog input 21 / CSI01 clock / I²C01 clock / Timer input / Timer output | Second serial interface clock with timer I/O - supports dual independent sensor buses or motor phase timing |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog input 22 / CSI01 data out / I²C01 data / Timer I/O / Interrupt | Second serial data line with timer capture/compare - enables synchronized sensor polling and actuator control |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 63 μA/MHz active current; HALT/STOP/SNOOZE modes reduce consumption to sub-μA levels - extends battery life in portable devices |
| On-chip data flash with BGO | 2 KB data flash supports background rewriting while executing code - enables seamless firmware updates and data logging without interruption |
| Hardware safety functions | CRC calculation unit, RAM guard, SFR guard, and illegal-instruction reset - meets basic functional safety requirements for industrial control |
| Flexible clocking system | 24 MHz ±1.0% high-accuracy on-chip oscillator (–40°C to +85°C), plus crystal/external clock options - eliminates external crystal cost and layout complexity |
| Multi-protocol serial interfaces | 2× CSI (SPI-compatible), 2× simplified I²C, and 1× UART on shared pins - supports mixed-sensor networks (I²C sensors + SPI displays + UART debug) |
| Dual DMA channels | 2-channel DMA transfers between SFR and RAM in 2 clocks per 8/16-bit word - offloads CPU during ADC sampling or serial data movement |
Applications
| Smart Thermostat Control | Industrial Motor Drive Interface |
|---|---|
Use Scenario: Compact HVAC controller measuring ambient temperature/humidity, driving relays/fans, and communicating via I²C sensors and UART to gateway. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition (10-bit ADC), PWM fan speed control (TAU timer), and dual-bus communication (I²C + UART). Use Value: Integrated 2 KB data flash stores calibration coefficients and runtime logs; G-grade temp rating ensures reliability in unconditioned mechanical rooms. |
Use Scenario: Brushless DC motor driver board requiring position feedback (encoder), current sensing, and CAN/UART host interface. IC Role / Device Role / Timing Role: Real-time motor commutation controller using timer inputs (TI00–TI03) for encoder capture and outputs (TO00–TO03) for gate drive timing. Use Value: 4-channel 16-bit TAU with PWM capability enables precise 3-phase timing; 11-channel ADC monitors phase currents and bus voltage simultaneously. |
| Battery-Powered Sensor Node | Medical Infusion Pump Controller |
Use Scenario: Wireless environmental monitor powered by coin cell, sampling temperature/pressure every 10 seconds and transmitting via UART to BLE module. IC Role / Device Role / Timing Role: Ultra-low-power data acquisition node using STOP mode between samples, wake-up on timer interrupt, and ADC-triggered DMA transfers. Use Value: 63 μA/MHz active current and sub-μA STOP mode extend 10-year battery life; on-chip 24 MHz oscillator eliminates crystal load capacitance tuning. |
Use Scenario: Safety-critical infusion pump requiring precise flow rate control, occlusion detection, and fault logging with audit trail. IC Role / Device Role / Timing Role: Primary safety controller performing real-time motor step timing, pressure ADC monitoring, and non-volatile event logging to data flash. Use Value: Hardware CRC and RAM/SFR guards detect memory corruption; 1M-cycle data flash reliably stores 10,000+ dose records with timestamp integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10269GSP#35 | 12 KB code flash, 2 KB data flash, 768 B RAM - identical peripherals and package | Higher code density for complex control algorithms or protocol stacks (e.g., Modbus RTU + web server) | Select when firmware exceeds 8 KB or requires larger data buffers without changing PCB layout |
| R5F10268DSP#35 | Same memory and peripherals, but D-grade (–40°C to +85°C) instead of G-grade (–40°C to +105°C) | Suitable for indoor industrial equipment without extended thermal exposure | Choose for cost-sensitive applications where ambient temperature remains below +85°C |
Compared with R5F10269GSP#35, the R5F10268GSP#35 trades 4 KB flash and 256 B RAM for tighter cost control while retaining full peripheral compatibility; versus R5F10268DSP#35, it adds +20°C thermal margin critical for enclosures in direct sunlight or near heat-generating components.
Availability
R5F10268GSP#35 is available at Aetrix Electronics and suitable for industrial motor drives, medical infusion pumps, smart thermostats, and battery-powered sensor nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F10268GSP#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC products for automotive, industrial, infrastructure, and IoT applications.
The RL78/G12 product line targets cost-sensitive, ultra-low-power general-purpose embedded control - emphasizing energy efficiency, integrated peripherals, and industrial-grade reliability without external timing or memory components.
FAQ
What is the maximum operating frequency and accuracy of the on-chip oscillator for R5F10268GSP#35?
The R5F10268GSP#35 features a high-speed on-chip oscillator rated for 1–24 MHz operation with ±1.0% accuracy over TA = –40°C to +85°C. At 24 MHz, it delivers 31 DMIPS performance. The oscillator supports dynamic switching between frequencies and maintains stability across the full 1.8–5.5 V supply range - eliminating need for external crystals in many timing-critical applications.
Does R5F10268GSP#35 support background data flash rewriting while executing application code?
Yes, the R5F10268GSP#35 supports Background Operation (BGO) for its 2 KB data flash memory. This allows the CPU to execute instructions from program memory while simultaneously erasing or writing data flash sectors - essential for reliable firmware updates, parameter storage, and event logging without system interruption.
How many analog input channels does R5F10268GSP#35 provide, and what is their resolution?
The R5F10268GSP#35 integrates an 11-channel, 10-bit successive-approximation ADC with internal 1.45 V reference and temperature sensor. Channels include ANI0–ANI3 and ANI16–ANI22, supporting simultaneous sampling and DMA-triggered transfers - enabling high-fidelity sensor monitoring in compact industrial controls.
What safety features are implemented in R5F10268GSP#35 for industrial applications?
The R5F10268GSP#35 includes hardware CRC calculation, RAM guard, SFR guard, and illegal-instruction reset - all designed to detect and recover from memory corruption or software faults. These features support basic functional safety compliance in industrial motor drives and medical devices without requiring external watchdog ICs.
Is R5F10268GSP#35 pin-compatible with other RL78/G12 variants in TSSOP20 package?
Yes, all RL78/G12 20-pin variants - including R5F1026xASP, R5F1026xDSP, R5F1026xGSP, R5F1026xASM, and R5F1026xGSM - share identical TSSOP20 pinouts and electrical characteristics. This enables drop-in replacement across memory, temperature grade, and packaging options (tray/tube/tape) without PCB redesign.
R5F10268GSP#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 768 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10268GSP#35 FAQ
1.How can I place an order for R5F10268GSP#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10268GSP#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10268GSP#35 reliable?
The price and inventory of R5F10268GSP#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10268GSP#35 is usually 5 days.
3.What payment methods are accepted for R5F10268GSP#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10268GSP#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10268GSP#35?
R5F10268GSP#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10268GSP#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10268GSP#35?
For technical support, including R5F10268GSP#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10268GSP#35 requirements.
6.How does Aetrix verify that R5F10268GSP#35 is sourced from the original manufacturer or authorized distributors?
All R5F10268GSP#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10268GSP#35 meets industry standards.
7.What is the process for return or replacement of R5F10268GSP#35?
All R5F10268GSP#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10268GSP#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10268GSP#35 part is unused and in its original packaging.
Return procedure for R5F10268GSP#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10268GSP#35 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

