Renesas R5F10269DSP#55
- Part No.:
- R5F10269DSP#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10269DSP#55.pdf
- Description:
- IC MCU 16BIT 12KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,265
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10269DSP#55 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 microcontroller with 12 KB code flash, 2 KB data flash, 768 B RAM, and integrated 10-bit A/D converter (11 channels), designed for battery-powered consumer and industrial control applications operating from 1.8 V to 5.5 V.
For engineers reviewing the R5F10269DSP#55 datasheet, R5F10269DSP#55 pinout, R5F10269DSP#55 application, or R5F10269DSP#55 equivalent, key selection criteria include its 2-channel DMA support, dual simplified SPI/I²C interfaces, 4-channel 16-bit timer with PWM capability, on-chip CRC engine, and industrial-grade temperature range (–40°C to +85°C) in LSSOP-20 package.
Technical Context
The R5F10269DSP#55 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.04167 µs (@24 MHz high-speed on-chip oscillator) to 1 µs (@1 MHz), and features a dedicated low-speed on-chip oscillator (15 kHz) for watchdog and interval timing. Its memory subsystem includes 12 KB code flash (1 KB block size), 2 KB data flash with background operation (BGO), and 768 B RAM.
Peripherals include UART0, CSI00/CSI01 (simplified SPI), IIC00/IIC01 (simplified I²C), 10-bit A/D converter with internal 1.45 V reference and temperature sensor, 4-channel TAU0 timer with TO00–TO03 outputs, and hardware CRC calculation unit - all enabled under HS (high-speed main) mode operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline, 1 MB address space, 8×8-bit register banks × 4 |
| Flash Memory | 12 KB code flash (1 KB erase blocks); 2 KB data flash with 1M rewrite cycles and BGO support |
| RAM Size | 768 B on-chip RAM - sufficient for real-time control stacks and small buffers in embedded firmware |
| Operating Voltage | 1.8 V to 5.5 V - enables direct interface with 1.8 V, 3.3 V, and 5 V logic domains without level shifters |
| A/D Converter | 10-bit resolution, 11 input channels, internal 1.45 V reference, and integrated temperature sensor |
| Timer System | 4-channel 16-bit TAU0 with TO00–TO03 outputs; 12-bit interval timer; window watchdog timer |
| Serial Interfaces | 1 UART, 2 simplified SPI (CSI), 2 simplified I²C (IIC) - supports multi-sensor and peripheral daisy-chaining |
| Power Modes | HALT, STOP, SNOOZE - achieves 63 μA/MHz active current and sub-μA standby consumption |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock/Buzzer Output / SPI Clock 0 / I²C Clock 0 | Multi-function pin supporting clock generation, serial communication, and analog sensing - configurable via PIOR |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Input 0 / UART0 RX / I²C Data 0 / Debug RX | Shared UART/I²C/SPI input with debug interface - enables firmware updates and diagnostics over same physical line |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Output 0 / UART0 TX / Debug TX | Dual-role output for serial comms and tool interface - simplifies board layout for development and production |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt 2 | Hardware timer capture/compare pin with interrupt capability - supports precise edge-triggered event timing |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt 3 | Second timer channel for PWM generation or pulse-width measurement in motor/sensor control loops |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / Positive Analog Reference | Reference voltage source for A/D conversion - improves accuracy when external sensors share same VDD |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / Negative Analog Reference | Differential reference pair enables ratiometric measurements and noise rejection in analog front-ends |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input with internal sample-and-hold - suitable for thermistor or potentiometer monitoring |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Fourth analog channel for auxiliary sensing - supports simultaneous sampling with other ANI pins |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface I/O | Shared key-scan and debug I/O - reduces pin count in keypad-based HMI designs |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Output 1 / I²C Data 1 / Timer Input 2 / Timer Output 2 / Interrupt 1 | High-density multi-function pin enabling sensor I²C bus, analog monitoring, and timer-based control in compact layouts |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock 1 / I²C Clock 1 / Timer Input 3 / Timer Output 3 | Second serial interface clock paired with P41 - supports independent dual I²C/SPI buses for isolated peripherals |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock A / UART0 TX (remappable) | N-ch open-drain I/O with 6 V tolerance - safe for mixed-voltage I²C bus interfacing up to 5 V |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data A / UART0 RX (remappable) | Complementary I²C data pin with 6 V tolerance - enables robust communication with legacy 5 V sensors |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Oscillator Input / Timer Input 3 / Interrupt 3 | Primary crystal oscillator input - supports 1–20 MHz external resonators for precision timing in real-time systems |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Oscillator Output / External Clock Input / Timer Input 2 / Interrupt 2 | Oscillator output or external clock input - allows system clock sourcing from external MCU or RTC module |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Input 1 / Active-Low Reset | Hardware reset with glitch filtering - ensures reliable power-on initialization and brown-out recovery |
| VDD | Power Supply | Single 1.8–5.5 V supply - eliminates need for external regulators in multi-rail systems |
| VSS | Ground | Dedicated ground reference - critical for stable A/D conversion and noise immunity in mixed-signal operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 63 μA/MHz active current; HALT/STOP/SNOOZE modes enable sub-μA sleep for battery life extension |
| Data flash with BGO | 2 KB data flash supports background rewriting while executing code - enables seamless firmware updates and logging |
| Dual simplified serial interfaces | 2 independent CSI/IIC channels allow concurrent communication with multiple I²C sensors and SPI peripherals |
| Hardware CRC engine | On-chip CRC calculation accelerates firmware integrity checks and secure boot verification without CPU overhead |
| Temperature sensor & reference | Integrated temperature sensor and 1.45 V internal reference reduce BOM cost and improve A/D accuracy stability |
| Key return inputs | 10-key return (KR0–KR9) support enables direct matrix keypad interface without external scan logic |
Applications
| Smart Home Sensor Node | Industrial Motor Controller |
|---|---|
|
Use Scenario: Battery-powered occupancy/light-level sensor node with BLE connectivity and local decision logic. IC Role / Device Role / Timing Role: Main system controller managing analog sensor acquisition (light/PIR), local thresholding, and low-power wake-up sequencing. Use Value: 63 μA/MHz active current and SNOOZE mode extend coin-cell life beyond 2 years; 11-channel A/D supports multi-sensor fusion without external MUX. |
Use Scenario: Compact 3-phase BLDC motor driver with Hall-effect feedback, current sensing, and closed-loop speed control. IC Role / Device Role / Timing Role: Real-time motion controller generating PWM waveforms, sampling current/voltage, and executing commutation logic. Use Value: 4-channel 16-bit TAU0 with TO00–TO03 outputs enables precise 3-phase PWM generation; 10-bit A/D provides 12-bit effective resolution via oversampling. |
| Medical Wearable Monitor | Appliance Control Panel |
|
Use Scenario: Portable ECG/temperature patch with analog front-end, signal conditioning, and Bluetooth LE transmission. IC Role / Device Role / Timing Role: Signal acquisition and preprocessing unit digitizing biopotentials and thermal data before wireless upload. Use Value: Internal 1.45 V A/D reference and temperature sensor eliminate calibration drift; KR0–KR9 inputs simplify button-based user interface. |
Use Scenario: Microwave oven or washing machine control board with display, keypad, relay drivers, and safety monitoring. IC Role / Device Role / Timing Role: Central appliance manager handling UI interaction, cycle timing, fault detection, and power stage control. Use Value: Dual simplified I²C interfaces manage display and sensor ICs independently; on-chip CRC validates firmware integrity during OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10268DSP#55 | 8 KB code flash, 2 KB data flash, 512 B RAM - reduced memory footprint vs. R5F10269DSP#55 | Suitable for simpler firmware with smaller code size and less data logging requirement | Select when application firmware fits within 8 KB and does not require >512 B RAM for buffers or stack |
| R5F10279DSP#55 | 24-pin HWQFN package, 12 KB code flash, 2 KB data flash, 768 B RAM, adds 2 more I/O pins and 2 additional A/D channels | Required when design needs >18 I/O or expanded analog sensing beyond 11 channels | Choose for higher pin-count flexibility and enhanced peripheral density; same core/peripheral feature set |
Compared with R5F10269DSP#55, R5F10268DSP#55 offers lower memory capacity for cost-sensitive volume applications, while R5F10279DSP#55 delivers identical functionality in a 24-pin HWQFN package with expanded I/O and A/D resources - enabling scalable design reuse across product tiers.
Availability
R5F10269DSP#55 is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial motor controllers, medical wearable monitors, and appliance control panels requiring stable component supply and long-term industrial lifecycle support.
Supply support for R5F10269DSP#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications, with over 40 years of microcontroller innovation.
The RL78/G12 family is engineered for ultra-low-power general-purpose control, targeting battery-operated and energy-conscious systems where code efficiency, peripheral integration, and wide voltage operation are critical design requirements.
FAQ
What is the maximum operating frequency of the R5F10269DSP#55?
The R5F10269DSP#55 supports a maximum system clock frequency of 24 MHz using its high-speed on-chip oscillator, delivering 31 DMIPS performance. When using an external crystal (X1/X2), the maximum frequency is 20 MHz under VDD ≥ 2.7 V, or 16 MHz under VDD ≥ 2.4 V - all verified per the R01DS0193EJ0250 datasheet Rev.2.50.
Does the R5F10269DSP#55 include data flash memory?
Yes, the R5F10269DSP#55 includes 2 KB of data flash memory with background operation (BGO) support, enabling concurrent code execution and data rewriting. It guarantees 1,000,000 rewrite cycles and operates across the full 1.8–5.5 V supply range - a key differentiator from R5F103-series parts which omit data flash entirely.
What serial communication interfaces are available on the R5F10269DSP#55?
The R5F10269DSP#55 provides one UART channel (UART0), two simplified SPI channels (CSI00 and CSI01), and two simplified I²C channels (IIC00 and IIC01). All are implemented in the SAU0 peripheral and support remappable pin assignments via the Peripheral I/O Redirection Register (PIOR).
What is the A/D converter specification for the R5F10269DSP#55?
The R5F10269DSP#55 integrates a 10-bit successive-approximation A/D converter with 11 input channels (ANI0–ANI3, ANI16–ANI22), internal 1.45 V reference voltage, and an integrated temperature sensor. Conversion time is 14–20 μs depending on clock configuration, and it operates across the full 1.8–5.5 V supply range.
Is the R5F10269DSP#55 pin-compatible with other RL78/G12 20-pin variants?
Yes, the R5F10269DSP#55 shares identical pinout and package (LSSOP-20) with all R5F102xxDSP#55 and R5F103xxDSP#55 variants, including R5F10268DSP#55 and R5F10267DSP#55. Pin functions are consistent across the 20-pin RL78/G12 family, enabling drop-in replacement for memory or feature upgrades.
R5F10269DSP#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 12KB (12K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10269DSP#55 FAQ
1.How can I place an order for R5F10269DSP#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10269DSP#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10269DSP#55 reliable?
The price and inventory of R5F10269DSP#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10269DSP#55 is usually 5 days.
3.What payment methods are accepted for R5F10269DSP#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10269DSP#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10269DSP#55?
R5F10269DSP#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10269DSP#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10269DSP#55?
For technical support, including R5F10269DSP#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10269DSP#55 requirements.
6.How does Aetrix verify that R5F10269DSP#55 is sourced from the original manufacturer or authorized distributors?
All R5F10269DSP#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10269DSP#55 meets industry standards.
7.What is the process for return or replacement of R5F10269DSP#55?
All R5F10269DSP#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10269DSP#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10269DSP#55 part is unused and in its original packaging.
Return procedure for R5F10269DSP#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10269DSP#55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

