My Inquiry
My Account
Renesas R5F10366DSP#35
- Part No.:
- R5F10366DSP#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10366DSP#35.pdf
- Description:
- IC MCU 16BIT 2KB FLASH 20LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10366DSP#35 from Renesas Electronics is a 20-pin LSSOP RL78/G12 16-bit microcontroller designed for ultra-low-power embedded control in consumer-grade applications (–40°C to +85°C). It features 2 KB code flash, 256 B RAM, 10-bit A/D converter with 11 input channels, 4-channel 16-bit timer, and single UART interface - enabling compact sensor node and battery-powered appliance control.
For engineers reviewing the R5F10366DSP#35 datasheet, R5F10366DSP#35 pinout, R5F10366DSP#35 application, or R5F10366DSP#35 equivalent, key selection criteria include its 2 KB flash / 256 B RAM memory configuration, absence of data flash and DMA, TSSOP20/LSSOP20 package compatibility, and support for 1.8–5.5 V operation with HALT/STOP/SNOOZE low-power modes.
Technical Context
The R5F10366DSP#35 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and 1 MB address space. It executes instructions at 0.04167 µs minimum (24 MHz on-chip oscillator) and supports 8-bit register banks across four banks.
Its peripheral set includes one UART channel, one simplified SPI (CSI) channel, no simplified I²C, 11-channel 10-bit A/D converter with internal reference (1.45 V), and watchdog timer operable with dedicated 15 kHz low-speed oscillator - all configured for minimal footprint and deterministic real-time response in cost-sensitive designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and 1 MB address space |
| Operating Voltage | 1.8 V to 5.5 V - enables direct interfacing with 1.8/2.5/3.3/5 V logic without level shifters |
| Flash Memory | 2 KB code flash - sufficient for basic motor control, sensor fusion, or UI firmware with self-programming disabled |
| RAM Size | 256 B - constrains stack depth and local variable usage; requires careful static allocation |
| A/D Converter | 10-bit resolution, 11 input channels, internal 1.45 V reference - supports multi-sensor analog acquisition in compact systems |
| Timer Resources | 4-channel 16-bit timer (TAU0), 12-bit interval timer, window watchdog - provides PWM generation, periodic interrupts, and safety monitoring |
| Serial Interfaces | 1 UART, 1 CSI (SPI-compatible), 0 simplified I²C - suitable for host communication and simple peripheral bridging only |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, tray-packaged (#35).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock/Buzzer Output / SPI Clock / I²C Clock | Multi-function pin supporting clock output, serial master clock, or analog sensing - configurable via PIOR |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Data In / UART Receive / I²C Data / Debug RX | Primary UART receive and SPI slave-in path; shares debug interface for in-circuit programming |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Data Out / UART Transmit / Debug TX | Dual-role UART transmit and SPI data output; enables firmware updates and host telemetry |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt Pin 2 | Hardware timer capture/compare and external interrupt trigger - supports encoder input or pulse-width measurement |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt Pin 3 | Second timer I/O pair for independent PWM or event timing; also serves as general-purpose interrupt source |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / Positive Analog Reference | Analog reference voltage input and first ADC channel - critical for precision analog measurement calibration |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / Negative Analog Reference | ADC negative reference and second analog input - enables differential measurement capability |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input for temperature sensor or auxiliary signal conditioning |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Fourth dedicated analog input - supports multi-channel sensor arrays without multiplexing overhead |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface I/O | Shared key scan input and debug tool interface - simplifies board-level test and field firmware recovery |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Data Out / I²C Data / Timer I/O / Interrupt Pin 1 | High-utility pin combining analog input, SPI slave-out, and timer functionality - reduces external component count |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer I/O | Secondary SPI/I²C clock and timer I/O - enables dual serial peripheral operation or extended timing functions |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock / UART Transmit (remapped) | N-ch open-drain I/O with 6 V tolerance - supports 5 V bus interfacing and key matrix scanning |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data / UART Receive (remapped) | N-ch open-drain I/O with 6 V tolerance - complements P60 for robust I²C bus or legacy UART level translation |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Oscillator Input / Timer Input / Interrupt | Primary crystal oscillator input - requires external 1–20 MHz resonator for precise timing or clock source selection |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Oscillator Output / External Clock Input | Crystal oscillator output or external clock input - enables synchronous system clocking from external sources |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Data In / Reset Input | Active-low reset input with internal pull-up - ensures reliable power-on initialization and external fault recovery |
| P137/INTP0 | Port 13 bit 7 / Interrupt Pin 0 | Dedicated external interrupt input - supports fast response to safety-critical or time-sensitive events |
| VDD | Power Supply | Single 1.8–5.5 V supply - eliminates need for separate analog/digital rails in low-complexity designs |
| VSS | Ground | Common reference for all digital and analog circuits - must be low-impedance for stable ADC performance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 63 μA/MHz active current - extends battery life in portable devices and reduces thermal load in sealed enclosures |
| Multiple low-power modes | HALT, STOP, and SNOOZE modes - enable sub-μA sleep states with selective peripheral wake-up for event-driven operation |
| On-chip high-speed oscillator | 24 MHz ±5% accuracy (–40°C to +85°C) - eliminates external crystal for cost-sensitive timing where ±5% is acceptable |
| Integrated analog subsystem | 10-bit A/D with 11 channels and internal 1.45 V reference - reduces BOM by removing external voltage references and multiplexers |
| Programmable clock/buzzer output | PCLBUZ0 pin supports 2.44 kHz–10 MHz square wave generation - drives piezo buzzers or clocks external logic without timers |
| On-chip debug function | Fully integrated debug interface - enables in-system programming and real-time trace without external JTAG adapters |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
Use Scenario: Microcontroller in smart thermostat housing controlling HVAC relay, reading NTC thermistors, and communicating via UART to Wi-Fi module. IC Role / Device Role / Timing Role: Central control unit managing analog sensor acquisition, relay timing, and serial host interface. Use Value: 2 KB flash accommodates closed-loop PID algorithm and communication stack; 11-channel ADC reads multiple sensors simultaneously without external mux. |
Use Scenario: Battery-powered vibration monitor mounted on motor housing, sampling accelerometer data and transmitting alerts over RS-485. IC Role / Device Role / Timing Role: Data acquisition engine performing analog-to-digital conversion and UART framing before transmission. Use Value: 63 μA/MHz active current and STOP mode extend 2-AA battery life beyond 2 years; internal 1.45 V reference ensures consistent ADC accuracy across temperature. |
| Consumer IoT Remote | LED Lighting Driver |
Use Scenario: IR remote control with capacitive touch keys, ambient light sensing, and IR LED driver circuitry. IC Role / Device Role / Timing Role: Touch interface processor and IR carrier generator using programmable clock output. Use Value: KR0–KR5 key return inputs support 6-key matrix; PCLBUZ0 generates precise 38 kHz IR carrier without external oscillator or timer resource allocation. |
Use Scenario: Dimmable LED desk lamp with potentiometer input, RGB LED control, and over-temperature protection. IC Role / Device Role / Timing Role: Analog input processor and PWM generator for LED current regulation. Use Value: 4-channel 16-bit timer provides independent PWM outputs for RGB channels; 10-bit ADC reads potentiometer and thermal sensor with single-shot conversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10266DSP#35 | Includes 2 KB data flash and DMA controller; same 2 KB code flash, 256 B RAM, and 20-pin LSSOP package | Supports firmware-over-the-air updates and background data logging; required for applications needing nonvolatile parameter storage | Select when data retention between power cycles or background flash writes during runtime are essential |
| R5F10368DSP#35 | 8 KB code flash, 512 B RAM, identical peripheral set and package; no data flash or DMA | Enables larger control algorithms, protocol stacks, or multi-sensor fusion firmware without changing PCB layout | Select when firmware size exceeds 2 KB but data flash and DMA remain unnecessary |
Compared with R5F10266DSP#35, the R5F10366DSP#35 trades data flash and DMA for lower cost and reduced complexity; compared with R5F10368DSP#35, it offers smaller memory footprint for minimalistic firmware, reducing code validation scope and boot time.
Availability
R5F10366DSP#35 is available at Aetrix Electronics and suitable for home appliance control, industrial sensor nodes, consumer IoT remotes, and LED lighting drivers requiring stable component supply and long-term manufacturability.
Supply support for R5F10366DSP#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets.
The RL78/G12 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and general-purpose control applications - emphasizing energy efficiency, integration, and ease of development.
FAQ
What is the maximum operating frequency of the R5F10366DSP#35?
The R5F10366DSP#35 supports a maximum system clock frequency of 24 MHz using its high-speed on-chip oscillator. When using an external crystal (X1/X2), the maximum main system clock is 20 MHz at VDD ≥ 2.7 V or 8 MHz at VDD = 1.8 V. Instruction execution time reaches 0.04167 µs at 24 MHz, enabling responsive real-time control in the R5F10366DSP#35.
Does the R5F10366DSP#35 include data flash memory?
No, the R5F10366DSP#35 does not include data flash memory. As confirmed in the RL78/G12 datasheet Section 1.3.1, R5F103 products - including R5F10366DSP#35 - have no mounted data flash. This distinguishes it from R5F10266DSP#35, which includes 2 KB of data flash. The R5F10366DSP#35 relies solely on its 2 KB code flash for program and constant storage.
What package type and pin count does the R5F10366DSP#35 use?
The R5F10366DSP#35 uses a 20-pin plastic LSSOP package (4.4 × 6.5 mm, 0.65-mm pitch), identified by the "SP" suffix and #35 packaging specification (tray for LSSOP20, tube for TSSOP20). It is pin-compatible with other 20-pin RL78/G12 variants such as R5F10266DSP#35 and R5F10368DSP#35, allowing shared PCB footprints across memory variants.
Can the R5F10366DSP#35 operate from a 1.8 V supply?
Yes, the R5F10366DSP#35 operates across a 1.8 V to 5.5 V supply range. At 1.8 V, it supports low-speed main (LS) mode up to 8 MHz and retains full functionality including 10-bit A/D conversion, UART, and timer peripherals. Its 63 μA/MHz active current and HALT/STOP/SNOOZE modes make it especially effective for 1.8 V battery-powered applications.
Which serial interfaces are available on the R5F10366DSP#35?
The R5F10366DSP#35 provides one UART channel, one simplified SPI (CSI) channel, and zero simplified I²C channels - per RL78/G12 datasheet Section 1.7. It lacks the dual CSI and dual simplified I²C found in R5F1026x variants. All serial functions are implemented on shared port pins (e.g., P10–P12, P41–P42) and configured via peripheral I/O redirection registers (PIOR) in the R5F10366DSP#35.
R5F10366DSP#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 2KB (2K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10366DSP#35 FAQ
1.How can I place an order for R5F10366DSP#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10366DSP#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10366DSP#35 reliable?
The price and inventory of R5F10366DSP#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10366DSP#35 is usually 5 days.
3.What payment methods are accepted for R5F10366DSP#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10366DSP#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10366DSP#35?
R5F10366DSP#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10366DSP#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10366DSP#35?
For technical support, including R5F10366DSP#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10366DSP#35 requirements.
6.How does Aetrix verify that R5F10366DSP#35 is sourced from the original manufacturer or authorized distributors?
All R5F10366DSP#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10366DSP#35 meets industry standards.
7.What is the process for return or replacement of R5F10366DSP#35?
All R5F10366DSP#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10366DSP#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10366DSP#35 part is unused and in its original packaging.
Return procedure for R5F10366DSP#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10366DSP#35 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
