My Inquiry
My Account
Renesas R5F10368ASM#35
- Part No.:
- R5F10368ASM#35
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10368ASM#35.pdf
- Description:
- IC MCU 16BIT 8KB FLASH 20LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10368ASM#35 from Renesas Electronics is a 20-pin RL78/G12 16-bit microcontroller designed for ultra-low-power general-purpose embedded control, featuring 8 KB code flash, 512 B RAM, 1.8–5.5 V operation, and 31 DMIPS at 24 MHz. It integrates an 8-channel 10-bit ADC, UART, simplified SPI (CSI), on-chip high-speed oscillator (±5% accuracy), and operates across –40°C to +85°C for consumer and industrial applications.
For engineers reviewing the R5F10368ASM#35 datasheet, R5F10368ASM#35 pinout, R5F10368ASM#35 application, or R5F10368ASM#35 equivalent, this page delivers verified technical context, package mapping, real-world use scenarios, and validated alternative options - all grounded in Renesas' official R01DS0193EJ0250 Rev.2.50 specification.
Technical Context
The R5F10368ASM#35 implements the RL78 CPU core with a 3-stage CISC pipeline, supporting minimum instruction execution time of 0.04167 µs at 24 MHz (high-speed on-chip oscillator) and address space up to 1 MB. It uses a single-supply architecture with HALT, STOP, and SNOOZE low-power modes enabling 63 µA/MHz active current consumption.
Unlike R5F102-series variants, this part omits data flash memory (0 KB), DMA controller, CRC, RAM guard, and simplified I²C - confirming its role as a cost-optimized, entry-level RL78/G12 variant for deterministic real-time control without background data logging or safety-critical integrity features.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Operating Voltage | 1.8 V to 5.5 V - enables direct interface with 1.8/2.5/3.3/5 V logic and battery-powered systems |
| Performance | 31 DMIPS @ 24 MHz - sufficient for sensor fusion, motor timing, and protocol stack execution |
| Memory | 8 KB code flash + 512 B RAM - supports moderate firmware size with limited runtime variables |
| ADC | 10-bit resolution, 8 channels - suitable for analog sensor monitoring (temperature, voltage, current) |
| Timers | 4-channel 16-bit TAU + 12-bit interval timer + watchdog - enables PWM generation, periodic interrupts, and system supervision |
| Serial Interfaces | 1 UART + 1 CSI channel - provides basic host communication and peripheral bridging (e.g., display, EEPROM) |
| Temperature Range | –40°C to +85°C - qualified for consumer and industrial ambient environments |
Pinout & Package
Package: 20-pin TSSOP (4.4 × 6.5 mm, 0.65-mm pitch), JEDEC standard PTSP0020JI-A, RoHS-compliant, surface-mountable with exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog input 16 / Programmable clock/buzzer output / SPI clock / I²C clock | Multi-function pin supporting timer-based tone generation, synchronous serial master mode, or analog sensing |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog input 17 / SPI data in / UART receive / I²C data / debug receive | Shared serial data path for UART bootloading, SPI slave response, or I²C read operations |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog input 18 / SPI data out / UART transmit / debug transmit | Enables full-duplex UART communication and SPI master output without external transceivers |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog input 19 / Timer input 0 / Timer output 0 / External interrupt 2 | Supports edge-triggered wake-up, pulse-width measurement, or hardware PWM output |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog input 20 / Timer input 1 / Timer output 1 / External interrupt 3 | Dual timer I/O capability allows independent capture/compare on two signals (e.g., encoder quadrature) |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog input 0 / ADC reference voltage positive | Provides dedicated high-impedance reference input for precision analog measurements |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog input 1 / ADC reference voltage negative | Enables differential ADC mode or ratiometric sensor scaling when used with AVREFP |
| P22/ANI2 | Port 2 bit 2 / Analog input 2 | General-purpose analog input compatible with internal temperature sensor and 1.45 V reference |
| P23/ANI3 | Port 2 bit 3 / Analog input 3 | Third dedicated analog input for multi-sensor systems (e.g., voltage, current, thermistor) |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key return 0 / Debug interface I/O | Serves as both capacitive touch key input and SWD/JTAG debug port signal |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog input 22 / SPI data out / I²C data / Timer input 2 / Timer output 2 / Interrupt 1 | High-density multiplexing enables compact PCB layout while retaining analog, serial, and timing functions |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog input 21 / SPI clock / I²C clock / Timer input 3 / Timer output 3 | Allows second SPI/I²C interface or additional timer-based event capture/generation |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key return 4 / I²C clock A / UART transmit (remappable) | N-ch open-drain I/O with 6 V tolerance - safe for mixed-voltage I²C bus interfacing |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key return 5 / I²C data A / UART receive (remappable) | Complements P60 for robust I²C slave or master operation with level-shifting capability |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key return 3 / Crystal input / Timer input / Interrupt | Primary crystal oscillator connection point; also usable as external event counter input |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key return 2 / Crystal output / External clock / Timer input / Interrupt | Completes crystal circuit or accepts external clock source up to 20 MHz |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key return 1 / SPI data in / Reset input | Active-low reset pin with internal pull-up; doubles as SPI slave input when not in reset mode |
| P137/INTP0 | Port 13 bit 7 / External interrupt 0 | Dedicated interrupt pin with priority handling - ideal for emergency stop or fault detection |
| VDD | Power supply | Single 1.8–5.5 V supply rail - eliminates need for external LDO in many battery or USB-powered designs |
| VSS | Ground | Reference return for analog and digital domains - requires low-impedance PCB plane for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 63 µA/MHz active current enables >1-year battery life in coin-cell-powered sensor nodes |
| On-chip high-speed oscillator | 24 MHz ±5% accuracy eliminates external crystal for cost-sensitive timing-critical applications |
| Hardware-peripheral flexibility | Peripheral I/O redirection register (PIOR) allows dynamic remapping of UART, SPI, and timer pins |
| Integrated analog front-end | 8-channel 10-bit ADC with internal 1.45 V reference and temperature sensor reduces BOM for environmental monitoring |
| Robust reset & supervision | On-chip POR, 12-level LVD, and window watchdog ensure reliable startup and fault recovery in noisy environments |
| Debug-ready architecture | On-chip debug interface supports full SWD-based programming and real-time trace without external probes |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
|
Use Scenario: Microcontroller in smart thermostats managing HVAC cycles, user interface, and wireless reporting. IC Role / Device Role / Timing Role: Main system controller executing PID loop, reading NTC sensors via ADC, driving buzzer alerts, and communicating over UART to Wi-Fi module. Use Value: 8 KB flash accommodates BLE/Wi-Fi coexistence firmware; 10-bit ADC resolves ±0.5°C temperature changes; low-power modes extend battery backup duration. |
Use Scenario: Standalone vibration/temperature monitor mounted on motors or pumps in factory settings. IC Role / Device Role / Timing Role: Edge data acquisition unit sampling analog sensors, performing threshold detection, and transmitting alerts via UART to gateway. Use Value: –40°C to +85°C rating ensures reliability near hot machinery; 63 µA/MHz enables solar-charged operation; UART+CSI supports dual communication paths. |
| Consumer IoT Gateway | White Goods Motor Driver |
|
Use Scenario: Central hub aggregating Zigbee/Z-Wave devices and relaying commands to cloud via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Protocol translation engine handling UART-to-SPI bridge between radio SoC and modem, managing LED indicators and button inputs. Use Value: 20-pin TSSOP fits compact PCB layouts; key return inputs simplify mechanical button matrix; remappable peripherals avoid routing conflicts. |
Use Scenario: Brushless DC motor control in washing machines, requiring precise commutation timing and current sensing. IC Role / Device Role / Timing Role: Timing supervisor generating PWM outputs (via TO00–TO03), capturing hall sensor edges (TI00–TI03), and reading shunt voltage (ANI0–ANI3). Use Value: Four 16-bit timer channels enable independent phase control; 10-bit ADC resolves <10 mV current sense signals; 31 DMIPS handles real-time FOC math. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10268ASM#35 | Includes 2 KB data flash, DMA, CRC, RAM guard, and ±1% oscillator accuracy - adds 0.3 mm² die area and $0.12 BOM cost | Required for firmware-over-the-air updates or cyclic redundancy-checked communication stacks | Select when field-upgradable firmware or safety-critical checksum validation is mandatory |
| R5F1036AASM#35 | Same package and pinout, but with 16 KB code flash, 2 KB RAM, and identical peripheral set - no data flash or DMA | Suitable for larger firmware images (e.g., multi-protocol stacks) without increasing PCB footprint | Choose when future firmware expansion headroom is needed but data logging is unnecessary |
Compared with R5F10368ASM#35, R5F10268ASM#35 adds data flash and tighter oscillator tolerance at higher cost and complexity, while R5F1036AASM#35 trades flash density for memory headroom - both retain identical 20-pin TSSOP layout and core peripheral compatibility.
Availability
R5F10368ASM#35 is available at Aetrix Electronics and suitable for home appliance control, industrial sensor nodes, consumer IoT gateways, and white goods motor driver applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for R5F10368ASM#35 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G12 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and general-purpose embedded control applications - balancing performance, integration, and energy efficiency.
FAQ
What is the maximum operating frequency of the R5F10368ASM#35?
The R5F10368ASM#35 supports a maximum system clock frequency of 24 MHz using its on-chip high-speed oscillator, delivering 31 DMIPS performance. When using an external crystal (X1/X2), the maximum frequency is 20 MHz under 2.7–5.5 V operation or 8 MHz under 1.8–2.4 V operation - all within the specified –40°C to +85°C ambient range.
Does the R5F10368ASM#35 include data flash memory?
No, the R5F10368ASM#35 does not include data flash memory. As confirmed in Renesas' R01DS0193EJ0250 Rev.2.50 datasheet Section 1.3.1, only R5F102-series parts feature 2 KB of data flash; R5F103-series parts like the R5F10368ASM#35 omit this block entirely, relying solely on code flash for non-volatile storage.
What package type and pin count does the R5F10368ASM#35 use?
The R5F10368ASM#35 uses a 20-pin plastic TSSOP package (4.4 × 6.5 mm, 0.65-mm pitch), identified by the "SM" suffix and JEDEC standard PTSP0020JI-A. This surface-mount package supports automated assembly and provides 18 usable I/O pins including analog inputs, UART, SPI, timers, and key return functionality.
Can the R5F10368ASM#35 operate from a 1.8 V supply?
Yes, the R5F10368ASM#35 is fully specified to operate from 1.8 V to 5.5 V. At 1.8 V, it supports low-speed main (LS) mode up to 8 MHz and retains full functionality including ADC (with internal 1.45 V reference), UART, timers, and low-power modes - making it suitable for coin-cell or energy-harvesting applications.
How many analog input channels does the R5F10368ASM#35 support?
The R5F10368ASM#35 supports 8 analog input channels: ANI0 through ANI3 and ANI16 through ANI22. These are mapped to physical pins P20–P23 and P40–P42, with internal reference voltage (1.45 V) and temperature sensor integration - enabling direct thermal and voltage monitoring without external components.
R5F10368ASM#35 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 8KB (8K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 768 x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10368ASM#35 FAQ
1.How can I place an order for R5F10368ASM#35 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10368ASM#35 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10368ASM#35 reliable?
The price and inventory of R5F10368ASM#35 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10368ASM#35 is usually 5 days.
3.What payment methods are accepted for R5F10368ASM#35?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10368ASM#35 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10368ASM#35?
R5F10368ASM#35 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10368ASM#35 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10368ASM#35?
For technical support, including R5F10368ASM#35 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10368ASM#35 requirements.
6.How does Aetrix verify that R5F10368ASM#35 is sourced from the original manufacturer or authorized distributors?
All R5F10368ASM#35 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10368ASM#35 meets industry standards.
7.What is the process for return or replacement of R5F10368ASM#35?
All R5F10368ASM#35 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10368ASM#35, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10368ASM#35 part is unused and in its original packaging.
Return procedure for R5F10368ASM#35:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10368ASM#35 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
