Renesas R5F10369ASP#55
- Part No.:
- R5F10369ASP#55
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10369ASP#55.pdf
- Description:
- IC MCU 16BIT 12KB FLASH 20LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,618
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10369ASP#55 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 microcontroller designed for cost-sensitive consumer and industrial embedded control. It features 12 KB code flash, 768 B RAM, 8-channel 10-bit ADC, 4-channel 16-bit TAU timer, UART, CSI, and operates from 1.8 V to 5.5 V with true low-power HALT/STOP/SNOOZE modes - deployed in smart home sensors and battery-powered metering.
For engineers reviewing the R5F10369ASP#55 datasheet, R5F10369ASP#55 pinout, R5F10369ASP#55 application, or R5F10369ASP#55 equivalent, key selection criteria include its 20-pin LSSOP package, absence of data flash (vs. R5F102x), single UART/CSI channel count, -40°C to +85°C A-grade temperature range, and lack of DMA/CRC/safety peripherals - critical for firmware portability and layout compatibility.
Technical Context
The R5F10369ASP#55 implements the RL78 CPU core with 3-stage CISC pipeline, 1 MB address space, and configurable instruction timing (0.04167 µs min @ 24 MHz). Its clock system integrates a high-speed on-chip oscillator (±5% accuracy, 1–24 MHz) and supports external crystal (1–20 MHz) via X1/X2 pins, but omits the low-speed oscillator used in watchdog timing on R5F102 variants.
Peripheral configuration is fixed per pin mapping: P10–P14 serve as primary I/O with analog inputs (ANI16–ANI20), P40–P42 support secondary analog channels (ANI21–ANI22), and P60/P61 provide I²C-compatible SCLA0/SDAA0 functionality - all without peripheral I/O redirection (PIOR = 00H default).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 8×8-bit register banks ×4 |
| Memory Configuration | 12 KB code flash (1 KB blocks), no data flash, 768 B RAM - limits field-upgradable parameter storage |
| Operating Voltage | 1.8 V to 5.5 V - enables direct interface with 1.8/3.3/5 V logic and battery operation down to two AA cells |
| ADC Capability | 10-bit resolution, 8 input channels (ANI0–ANI3, ANI16–ANI20), internal 1.45 V reference - sufficient for thermistor, voltage monitoring |
| Timer Resources | 4-channel 16-bit TAU (TO00–TO03), 1-channel 12-bit interval timer, 1-window watchdog - supports PWM generation and periodic wake-up |
| Serial Interfaces | 1 UART (RxD0/TxD0), 1 simplified SPI (CSI00), no I²C master/slave - restricts multi-device bus topology |
| Power Modes | HALT (63 μA/MHz), STOP (0.52 μA), SNOOZE - enables sub-μA sleep with selective peripheral wake-up |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock Output / SPI Clock / I²C Clock | Primary serial clock source for CSI00 or I²C slave mode; shared with buzzer output for audible alerts |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Input / UART Receive / I²C Data / Debug RX | Multi-function pin supporting UART communication, SPI data input, or debug interface - requires careful mode selection |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Output / UART Transmit / Debug TX | UART transmit path with hardware flow control capability; also serves as SPI output for sensor interface |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt 2 | Configurable as edge-triggered input capture or PWM output; supports quadrature decoding or motor control |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt 3 | Dual timer channel for synchronized PWM generation or independent event counting with interrupt on state change |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / Positive Analog Reference | Primary analog reference point; must be decoupled with 0.1 µF capacitor to ensure ADC accuracy |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / Negative Analog Reference | Differential reference input enabling ratiometric measurements; tied to ground for single-ended use |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input with internal sample-and-hold; supports continuous scan mode across 8 channels |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Final dedicated analog input in 20-pin variant; shares no digital function - optimized for noise immunity |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug Interface | Supports capacitive touch key scanning or JTAG/SWD debug connection - not usable as general-purpose I/O |
| P41/ANI22/SO01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Output / Timer Input 2 / Timer Output 2 / Interrupt 1 | Secondary SPI output for daisy-chain sensor networks; also provides timer input for external event synchronization |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer Input 3 / Timer Output 3 | Shared clock line for CSI01 or I²C slave; dual timer I/O enables encoder position tracking with pulse counting |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Slave Clock / UART Transmit (remapped) | I²C slave-only clock input; remappable to UART transmit for alternate serial routing - requires PIOR configuration |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Slave Data / UART Receive (remapped) | I²C slave-only data line; remappable to UART receive - enables dual-serial fallback without PCB change |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Oscillator Input / Timer Input / Interrupt | Primary crystal oscillator input; functions as timer input or interrupt source only when X1 disabled - no software remap |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Oscillator Output / External Clock / Timer Input / Interrupt | Crystal oscillator output or external clock input; supports bypass mode for precision timing sources |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Input / Reset Input | Hardware reset input with internal pull-up; doubles as SPI input when reset function disabled - requires external pull-down for safe boot |
| P137/INTP0 | Port 13 bit 7 / Interrupt 0 | Dedicated external interrupt pin with configurable edge sensitivity; used for wake-up from STOP mode |
| VDD | Power Supply | Single 1.8–5.5 V supply; requires 10 µF bulk + 0.1 µF ceramic decoupling at pin |
| VSS | Ground | Reference return for analog/digital domains; must be connected to low-impedance ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power consumption | 63 μA/MHz active current enables >1-year battery life in coin-cell powered devices |
| No data flash memory | Eliminates wear-leveling complexity and reduces BOM cost - firmware updates require full reflash |
| Single UART + single CSI interface | Simplifies PCB routing and driver development for point-to-point sensor or display communication |
| 8-channel 10-bit ADC with internal reference | Enables simultaneous monitoring of multiple analog sensors without external voltage references |
| 4-channel 16-bit timer with PWM capability | Supports precise motor speed control or LED dimming with up to 65,535-step resolution |
| 20-pin LSSOP package | Reduces board area by 30% vs. TSSOP equivalents while maintaining hand-solderability |
Applications
| Smart Thermostat Sensor Node | Industrial Panel Meter |
|---|---|
Use Scenario: Battery-powered wireless temperature/humidity sensor node transmitting data via UART to BLE module. IC Role / Device Role / Timing Role: Main system controller executing sensor acquisition, calibration, and UART packet framing. Use Value: 63 μA/MHz active current and STOP mode (0.52 μA) extend CR2032 battery life beyond 2 years with 10-second sampling intervals. |
Use Scenario: DIN-rail mounted panel meter reading analog process signals (4–20 mA, 0–10 V) and driving 4-digit LED display. IC Role / Device Role / Timing Role: Analog front-end processor with 8-channel ADC, timer-driven LED multiplexing, and UART diagnostics interface. Use Value: Internal 1.45 V reference and 10-bit resolution deliver ±0.5% measurement accuracy across 0–55°C operating range. |
| Home Appliance Control Board | Portable Medical Monitor |
Use Scenario: Washing machine main control board managing motor drivers, water valves, and user interface. IC Role / Device Role / Timing Role: Real-time sequencer coordinating PWM motor control, relay actuation, and keypad scanning. Use Value: Four independent 16-bit timer outputs enable concurrent 3-phase motor commutation and buzzer feedback without CPU overhead. |
Use Scenario: Handheld pulse oximeter acquiring photodiode signals, computing SpO₂, and displaying results on OLED. IC Role / Device Role / Timing Role: Signal acquisition engine performing synchronized ADC sampling and real-time digital filtering. Use Value: Dedicated ANI0–ANI3 pins with AVREFP/AVREFM support differential photodiode measurement, rejecting common-mode noise from ambient light. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10269ASP#55 | Includes 2 KB data flash, CRC unit, RAM guard, DMA, ±1% oscillator accuracy | Required for field-upgradable calibration tables or safety-critical checksum validation | Select when non-volatile parameter storage or functional safety compliance (IEC 61508) is mandated |
| R5F10368ASP#55 | 4 KB code flash, same peripherals and package - lower memory density | Suitable for simpler firmware with <16 KB footprint and identical I/O requirements | Choose for cost-optimized designs where 12 KB flash headroom is unnecessary |
Compared with R5F10369ASP#55, the R5F10269ASP#55 adds data flash and safety features at higher cost and power, while R5F10368ASP#55 reduces flash capacity without altering peripheral set - making R5F10369ASP#55 the optimal balance of memory, analog capability, and low-power performance for mid-complexity embedded control.
Availability
R5F10369ASP#55 is available at Aetrix Electronics and suitable for smart thermostat sensor nodes, industrial panel meters, home appliance control boards, and portable medical monitors requiring stable component supply and long-term production continuity.
Supply support for R5F10369ASP#55 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering trusted embedded solutions for automotive, industrial, and IoT markets since 2010.
The RL78/G12 product line targets cost-sensitive, ultra-low-power general-purpose applications - emphasizing energy efficiency, integrated analog peripherals, and rapid time-to-market for consumer and industrial control systems.
FAQ
What is the maximum operating frequency of the R5F10369ASP#55?
The R5F10369ASP#55 supports a maximum system clock frequency of 24 MHz using its high-speed on-chip oscillator. When using an external crystal, the maximum is 20 MHz (VDD ≥ 2.7 V) or 8 MHz (VDD = 1.8–2.4 V). Instruction execution time ranges from 0.04167 µs (24 MHz) to 1 µs (1 MHz), enabling deterministic real-time response in control loops.
Does the R5F10369ASP#55 include data flash memory?
No, the R5F10369ASP#55 does not include data flash memory. This distinguishes it from the R5F102x series, which integrates 2 KB of data flash. Firmware updates for R5F10369ASP#55 require full code flash reprogramming, and runtime parameter storage must use external EEPROM or FRAM if non-volatility is required.
What are the key differences between R5F10369ASP#55 and R5F10269ASP#55?
The R5F10369ASP#55 lacks data flash, DMA, CRC, RAM guard, and SFR guard present in R5F10269ASP#55. Its high-speed on-chip oscillator has ±5% accuracy (vs. ±1% in R5F10269ASP#55), and it omits simplified I²C and second CSI channel. These omissions reduce cost and power but limit safety certification paths and peripheral flexibility.
Which analog input channels are available on the R5F10369ASP#55?
The R5F10369ASP#55 provides eight analog input channels: ANI0–ANI3 (on P20–P23), and ANI16–ANI20 (on P10–P14), plus ANI21–ANI22 (on P42–P41). All support 10-bit resolution with internal 1.45 V reference or external AVREFP/AVREFM - sufficient for multi-sensor monitoring without external signal conditioning.
Can the R5F10369ASP#55 operate from a 1.8 V supply?
Yes, the R5F10369ASP#55 is fully specified for operation from 1.8 V to 5.5 V. At 1.8 V, it supports up to 8 MHz system clock (LS mode) and retains full functionality including ADC, timers, and UART - enabling direct integration with Li-ion or two-AA battery systems without voltage regulation.
R5F10369ASP#55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 12KB (12K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10369ASP#55 FAQ
1.How can I place an order for R5F10369ASP#55 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10369ASP#55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10369ASP#55 reliable?
The price and inventory of R5F10369ASP#55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10369ASP#55 is usually 5 days.
3.What payment methods are accepted for R5F10369ASP#55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10369ASP#55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10369ASP#55?
R5F10369ASP#55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10369ASP#55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10369ASP#55?
For technical support, including R5F10369ASP#55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10369ASP#55 requirements.
6.How does Aetrix verify that R5F10369ASP#55 is sourced from the original manufacturer or authorized distributors?
All R5F10369ASP#55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10369ASP#55 meets industry standards.
7.What is the process for return or replacement of R5F10369ASP#55?
All R5F10369ASP#55 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10369ASP#55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10369ASP#55 part is unused and in its original packaging.
Return procedure for R5F10369ASP#55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10369ASP#55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

