My Inquiry
My Account
Renesas R5F10369DSP#V0
- Part No.:
- R5F10369DSP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
R5F10369DSP#V0.pdf
- Description:
- IC MCU 16BIT 12KB FLASH 20LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F10369DSP#V0 from Renesas Electronics is a 20-pin LSSOP ultra-low-power 16-bit RL78/G12 microcontroller designed for cost-sensitive consumer and industrial embedded control. It features 12 KB code flash, 768 B RAM, 10-bit 8-channel ADC, single UART, and operates from 1.8 V to 5.5 V at –40°C to +85°C - ideal for battery-powered sensor nodes and appliance control panels.
For engineers reviewing the R5F10369DSP#V0 datasheet, R5F10369DSP#V0 pinout, R5F10369DSP#V0 application, or R5F10369DSP#V0 equivalent, this page delivers verified specifications, validated package mapping, confirmed peripheral configuration (no data flash, no DMA, no simplified I²C), and real-world use-case guidance aligned with Renesas' RL78/G12 family documentation.
Technical Context
The R5F10369DSP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting minimum instruction execution time of 0.04167 µs at 24 MHz (high-speed on-chip oscillator) and 1 µs at 1 MHz (ultra-low-speed mode). Its clock system integrates a high-accuracy ±5.0% (–40°C to +85°C) on-chip oscillator selectable from 1–24 MHz, plus external crystal support up to 20 MHz.
It delivers 31 DMIPS at 24 MHz while consuming only 63 µA/MHz in active mode, enabled by HALT, STOP, and SNOOZE low-power modes. Peripheral set includes four 16-bit timer channels, one 12-bit interval timer, one watchdog timer, and programmable clock/buzzer output - all configured without data flash or DMA controller, distinguishing it from R5F102-series variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space |
| Operating Voltage | 1.8 V to 5.5 V - supports direct connection to Li-ion, AA/AAA, and 3.3 V/5 V rails |
| Flash / RAM | 12 KB code flash (1 KB block size), 768 B RAM - sufficient for firmware with UART-based comms and sensor polling |
| ADC | 10-bit resolution, 8 input channels, internal 1.45 V reference - enables analog sensing without external reference |
| Timers | Four 16-bit TAU channels + one 12-bit interval timer + one watchdog - supports PWM generation, periodic wake-up, and safety monitoring |
| Serial Interfaces | One UART channel, one simplified SPI (CSI) channel - meets basic host-to-peripheral and sensor interface needs |
| Power Consumption | 63 µA/MHz active current; STOP mode draws 0.52 µA - extends battery life in intermittent-sensing applications |
Pinout & Package
Package: 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65-mm pitch), RoHS-compliant, tray packaging (#V0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/ANI16/PCLBUZ0/SCK00/SCL00 | Port 1 bit 0 / Analog Input 16 / Programmable Clock Output / SPI Clock / I²C Clock | Multi-function pin usable as SPI master clock or buzzer tone generator; not functional as I²C due to R5F103-series limitation |
| P11/ANI17/SI00/RxD0/SDA00/TOOLRxD | Port 1 bit 1 / Analog Input 17 / SPI Data In / UART Receive / I²C Data / Debug RX | Primary UART receive path; shares function with SPI input and debug interface - requires PIOR configuration for mode selection |
| P12/ANI18/SO00/TxD0/TOOLTxD | Port 1 bit 2 / Analog Input 18 / SPI Data Out / UART Transmit / Debug TX | Dedicated UART transmit line; also serves as SPI output and debug transmit - critical for bootloader and field diagnostics |
| P13/ANI19/TI00/TO00/INTP2 | Port 1 bit 3 / Analog Input 19 / Timer Input 0 / Timer Output 0 / Interrupt 2 | Timer capture/compare I/O with interrupt capability - used for pulse-width measurement or motor commutation timing |
| P14/ANI20/TI01/TO01/INTP3 | Port 1 bit 4 / Analog Input 20 / Timer Input 1 / Timer Output 1 / Interrupt 3 | Second timer I/O pair supporting independent edge-triggered capture or PWM output |
| P20/ANI0/AVREFP | Port 2 bit 0 / Analog Input 0 / ADC Positive Reference | ADC reference voltage input - must be decoupled; sets full-scale range for all 8 analog channels |
| P21/ANI1/AVREFM | Port 2 bit 1 / Analog Input 1 / ADC Negative Reference | ADC reference ground - tied to AVSS; enables ratiometric measurements with external sensors |
| P22/ANI2 | Port 2 bit 2 / Analog Input 2 | Dedicated analog input with internal sampling capacitor - suitable for thermistor or potentiometer interfaces |
| P23/ANI3 | Port 2 bit 3 / Analog Input 3 | Additional analog input; shares port with no digital-only functions - preserves signal integrity for precision reads |
| P40/KR0/TOOL0 | Port 4 bit 0 / Key Return 0 / Debug I/O | Configurable as key scan input or debug bidirectional pin - enables in-system programming without dedicated header |
| P41/ANI22/SO01/SDA01/TI02/TO02/INTP1 | Port 4 bit 1 / Analog Input 22 / SPI Output / I²C Data / Timer I/O / Interrupt 1 | High-density multi-function pin; supports SPI slave mode, timer PWM, and interrupt-driven wake-up |
| P42/ANI21/SCK01/SCL01/TI03/TO03 | Port 4 bit 2 / Analog Input 21 / SPI Clock / I²C Clock / Timer I/O | SPI/I²C clock source; also provides timer input/output - used for synchronized peripheral control |
| P60/KR4/SCLA0/(TxD0) | Port 6 bit 0 / Key Return 4 / I²C Clock / UART Transmit (remapped) | N-ch open-drain I/O with 6 V tolerance - safe for level-shifting to 5 V peripherals; remappable to UART TX via PIOR |
| P61/KR5/SDAA0/(RxD0) | Port 6 bit 1 / Key Return 5 / I²C Data / UART Receive (remapped) | N-ch open-drain I/O with 6 V tolerance - supports hot-plug I²C bus and 5 V UART interfaces |
| P121/KR3/X1/(TI03)/(INTP3) | Port 12 bit 1 / Key Return 3 / Crystal Input / Timer Input / Interrupt | Primary crystal oscillator input; doubles as timer input when X1 disabled - ensures timing continuity during clock switching |
| P122/KR2/X2/EXCLK/(TI02)/(INTP2) | Port 12 bit 2 / Key Return 2 / Crystal Output / External Clock / Timer Input / Interrupt | Crystal output or external clock input; enables precise timing from external sources or ceramic resonators |
| P125/KR1/SI01/RESET | Port 12 bit 5 / Key Return 1 / SPI Input / Reset Input | Active-low hardware reset pin with internal pull-up - initiates cold boot and recovers from lockup conditions |
| P137/INTP0 | Port 13 bit 7 / Interrupt 0 | Dedicated external interrupt pin with configurable edge sensitivity - used for emergency stop or button press detection |
| VDD | Power Supply | Single 1.8–5.5 V supply - eliminates need for external regulators in many designs |
| VSS | Ground | Reference return for analog and digital domains - must be low-impedance and separated from noisy power grounds |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 63 µA/MHz active current enables >5-year battery life in coin-cell-powered devices |
| No data flash memory | Reduces die cost and simplifies firmware update architecture - relies on code flash self-programming only |
| ±5.0% on-chip oscillator accuracy | Sufficient for UART communication at 9600 bps without external crystal - lowers BOM count |
| 8-channel 10-bit ADC with internal reference | Eliminates need for external voltage reference IC in temperature, light, and position sensing |
| Hardware UART + simplified SPI | Enables reliable communication with Bluetooth modules, displays, and serial EEPROMs without software bit-banging |
| Four 16-bit timer channels | Supports dual PWM outputs for motor control or LED dimming with independent duty-cycle adjustment |
Applications
| Smart Home Sensor Node | Industrial Panel Controller |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor transmitting data via UART to gateway MCU. IC Role / Device Role / Timing Role: Main system controller executing sensor read, ADC conversion, UART transmission, and low-power sleep scheduling. Use Value: 63 µA/MHz active current and STOP-mode 0.52 µA draw extend CR2032 battery life beyond 3 years with 1-minute sampling interval. |
Use Scenario: Front-panel interface for HVAC system with push buttons, LED indicators, and RS-232 diagnostics. IC Role / Device Role / Timing Role: Dedicated UI controller managing key scan, LED PWM dimming, UART diagnostics, and watchdog supervision. Use Value: Four 16-bit timers enable simultaneous LED fade effects and UART timeout handling without CPU overhead. |
| White Goods Appliance Control | Medical Diagnostic Handheld |
Use Scenario: Washing machine mainboard sub-controller for motor phase detection and water valve actuation. IC Role / Device Role / Timing Role: Real-time motor timing controller using TI00/TO00 for zero-crossing detection and TO01 for solenoid drive timing. Use Value: Hardware timer capture/compare eliminates jitter in 50/60 Hz AC line synchronization critical for brushless motor commutation. |
Use Scenario: Portable blood glucose meter requiring analog front-end conditioning and LCD display control. IC Role / Device Role / Timing Role: Signal acquisition controller performing 10-bit ADC reads on biosensor output and driving segment LCD via PCLBUZ0 clock output. Use Value: Integrated 1.45 V ADC reference ensures stable measurement accuracy across 1.8–5.5 V battery discharge curve. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F10269DSP#V0 | Includes 2 KB data flash, ±1.0% oscillator accuracy, DMA, CRC, and simplified I²C - larger die, higher cost | Required for firmware-over-the-air updates or secure data logging; supports more complex protocol stacks | Select when non-volatile parameter storage or enhanced timing accuracy is mandatory |
| R5F10368DSP#V0 | 4 KB code flash, same 768 B RAM, identical peripherals and package - lower memory capacity, same footprint | Suitable for simpler firmware with minimal feature set; reduces flash programming time and cost | Choose for cost-optimized designs where 12 KB flash headroom is unnecessary |
Compared with R5F10369DSP#V0, the R5F10269DSP#V0 adds data flash and tighter oscillator tolerance at higher unit cost and power, while the R5F10368DSP#V0 reduces flash capacity without altering I/O or timing behavior - enabling scalable firmware development across product tiers.
Availability
R5F10369DSP#V0 is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial panel controllers, white goods appliance control, and medical diagnostic handhelds requiring stable component supply and long-term industrial lifecycle support.
Supply support for R5F10369DSP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The RL78/G12 microcontroller family targets cost-sensitive, ultra-low-power general-purpose embedded control - emphasizing energy efficiency, integrated analog peripherals, and simplified toolchain adoption for rapid development.
FAQ
What is the maximum operating frequency of the R5F10369DSP#V0?
The R5F10369DSP#V0 supports a maximum system clock frequency of 24 MHz using its high-speed on-chip oscillator. When driven by an external crystal, the maximum is 20 MHz (1.8–5.5 V supply). Instruction execution achieves 31 DMIPS at 24 MHz, with minimum cycle time of 0.04167 µs. The device maintains full functionality across its entire 1.8–5.5 V operating range at these speeds.
Does the R5F10369DSP#V0 include data flash memory?
No, the R5F10369DSP#V0 does not include data flash memory. This is a defining distinction from the R5F102-series variants (e.g., R5F10269DSP#V0), which integrate 2 KB of data flash. Firmware updates and parameter storage for the R5F10369DSP#V0 must be implemented using code flash self-programming with appropriate sector protection and erase management.
Which serial interfaces are available on the R5F10369DSP#V0?
The R5F10369DSP#V0 provides one UART channel (RxD0/TxD0), one simplified SPI (CSI) channel (SCK00/SI00/SO00), and no simplified I²C or standard I²C interface - unlike R5F102-series parts. All serial functions are implemented via Port 1 and Port 4 pins, with remapping supported through the Peripheral I/O Redirection Register (PIOR) for flexible PCB layout.
What is the ADC configuration of the R5F10369DSP#V0?
The R5F10369DSP#V0 integrates an 8-channel, 10-bit successive-approximation ADC with internal 1.45 V reference voltage and support for AVREFP/AVREFM differential referencing. It accepts analog inputs on ANI0–ANI3 and ANI16–ANI19 (8 total), operates across the full 1.8–5.5 V supply range, and includes sample-and-hold circuitry - enabling accurate sensor readings without external reference or signal conditioning.
Is the R5F10369DSP#V0 pin-compatible with other RL78/G12 20-pin variants?
Yes, the R5F10369DSP#V0 shares identical 20-pin LSSOP package (PLSP0020JB-A) and pinout with all RL78/G12 20-pin variants including R5F1026x, R5F1036x, and R5F1036x series. Pin functions match per the datasheet's 20-pin top view diagram; however, peripheral availability (e.g., data flash, DMA, simplified I²C) differs between R5F102 and R5F103 families - requiring firmware validation during substitution.
R5F10369DSP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Series:
- RL78/G12
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 24MHz
- Connectivity:
- CSI, I2C, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 14
- Program Memory Size:
- 12KB (12K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 5.5V
- Data Converters:
- A/D 11x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F10369DSP#V0 FAQ
1.How can I place an order for R5F10369DSP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F10369DSP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F10369DSP#V0 reliable?
The price and inventory of R5F10369DSP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F10369DSP#V0 is usually 5 days.
3.What payment methods are accepted for R5F10369DSP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F10369DSP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F10369DSP#V0?
R5F10369DSP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F10369DSP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F10369DSP#V0?
For technical support, including R5F10369DSP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F10369DSP#V0 requirements.
6.How does Aetrix verify that R5F10369DSP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F10369DSP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F10369DSP#V0 meets industry standards.
7.What is the process for return or replacement of R5F10369DSP#V0?
All R5F10369DSP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F10369DSP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F10369DSP#V0 part is unused and in its original packaging.
Return procedure for R5F10369DSP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F10369DSP#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
