Renesas R5F104AAASP#50
- Part No.:
- R5F104AAASP#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AAASP#50.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AAASP#50 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 16 KB flash, 2.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40 to +85°C (A-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 10-bit ADC (8 channels), UART/SPI/I²C interfaces, RTC, and on-chip debug for cost-sensitive consumer control applications.
For engineers reviewing the R5F104AAASP#50 datasheet, R5F104AAASP#50 pinout, R5F104AAASP#50 application, or R5F104AAASP#50 equivalent, key selection considerations include its 30-pin LSSOP-0.65mm package, 16 KB flash memory size, A-grade temperature rating, integrated voltage detector (LVD) with 14-level selection, and support for background data flash rewriting (BGO) with 1M-cycle endurance.
Technical Context
The R5F104AAASP#50 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode). It includes a dedicated low-speed on-chip oscillator for watchdog timer operation and supports multiply/divide/accumulate instructions within its 1 MB address space.
Its peripheral set includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, real-time clock with calendar/alarm/correction, and Event Link Controller (ELC) enabling direct hardware linking of 19–26 event signals to peripherals-reducing CPU overhead in deterministic timing-critical tasks like motor control or sensor polling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz (44 DMIPS), with selectable high-speed on-chip oscillator (±1.0% accuracy) |
| Memory Configuration | 16 KB code flash, 4 KB data flash, 2.5 KB RAM - enables firmware updates and parameter storage without external EEPROM |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD active - extends battery life in portable devices |
| Analog Peripherals | 10-bit ADC (8 input channels, internal 1.45 V reference), no D/A or comparator - suitable for basic sensor interfacing only |
| Package & Pin Count | LSSOP-30, 0.65 mm pitch - compact surface-mount footprint compatible with standard reflow processes |
| Temperature Grade | A-grade: -40 to +85°C - qualified for consumer electronics, not industrial or automotive environments |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm body width, 0.65 mm pitch), JEDEC MS-012AC compliant. Requires REGC-to-VSS decoupling capacitor (0.47–1 µF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/ANI17/TI00/TxD1/TRGCLKA/(TRJO0) | Multi-function I/O | Primary UART1 transmit, timer input, analog input channel 17 - configurable for serial comms or signal capture |
| P01/ANI16/TO00/RxD1/TRGCLKB/TRJIO0 | Multi-function I/O | Primary UART1 receive, timer output, analog input channel 16 - supports full-duplex UART with trigger synchronization |
| P10/SCK11/SCL11/TRDIOD1 | Serial interface | SPI clock or I²C clock line - shared function enables flexible peripheral selection per design need |
| P12/SO11/TRDIOB1/IVREF1 | Serial interface | SPI data output or I²C data line with internal voltage reference - simplifies level-shifting for mixed-voltage systems |
| RESET | System control | Active-low reset input with internal pull-up - requires external RC or supervisor for reliable power-on sequencing |
| VDD / VSS | Power supply | Single 1.6–5.5 V supply rail; VSS serves as analog/digital ground reference - no separate AVSS required |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw with RTC and LVD active - enables multi-year battery operation in metering or IoT endpoints |
| Background Data Flash Rewrite (BGO) | Execute code from flash while rewriting data flash - eliminates interrupt latency during firmware parameter updates |
| On-chip debug interface | Single-wire debug (SWD) via TOOL0/TOOLRxD/TOOLTxD pins - no external debugger header needed for development |
| Peripheral I/O redirection | Assign alternate functions (e.g., UART, SPI) to multiple pins via PIOR0/PIOR1 registers - improves PCB layout flexibility |
| 14-level voltage detector (LVD) | Selectable reset/interrupt thresholds from 1.6 to 4.2 V - protects against brown-out in variable-supply applications |
Applications
| Home Appliance Control | Smart Meter Interface |
|---|---|
Use Scenario: Microcontroller in washing machine main board managing motor drive, water valve, and display. IC Role / Device Role / Timing Role: Central control unit executing state-machine logic, reading front-panel inputs, and driving relay outputs with precise timing via TAU timers. Use Value: Ultra-low-power STOP mode extends standby battery life for clock/calendar; 10-bit ADC monitors thermistor-based temperature feedback. | Use Scenario: Subsystem MCU in electricity meter handling pulse counting, LCD refresh, and tamper detection. IC Role / Device Role / Timing Role: Dedicated interface controller synchronizing optical sensor pulses with RTC timestamping and updating display buffer. Use Value: BGO allows real-time energy accumulation logging to data flash without interrupting pulse capture; LVD prevents corrupted readings during voltage dips. |
| Wireless Sensor Node | Industrial HMI Panel |
Use Scenario: Battery-powered environmental sensor node transmitting temperature/humidity over sub-GHz RF link. IC Role / Device Role / Timing Role: Sensor aggregator and RF protocol handler, using SNOOZE mode to wake periodically for ADC sampling and radio transmission. Use Value: 66 μA/MHz active current minimizes energy per measurement cycle; 30-pin LSSOP enables compact PCB area for small form factor. | Use Scenario: Local operator panel for HVAC system with keypad, LED indicators, and RS-485 communication. IC Role / Device Role / Timing Role: Keypad scanner and display driver with UART-to-RS485 bridge, using ELC to trigger ADC reads on keypress events. Use Value: Multi-channel UART/SPI/I²C supports simultaneous RS-485 gateway and local display interface; A-grade temp range matches indoor ambient conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BAANA#U0 | 32-pin HWQFN, 16 KB flash, same core/peripherals but higher pin count and QFN thermal performance | Requires PCB redesign for QFN footprint and thermal pad; better for thermally constrained designs | Select when thermal dissipation or routing density outweighs LSSOP assembly simplicity |
| R5F104AEASP#50 | Same 30-pin LSSOP package, but 48 KB flash and 5.5 KB RAM - identical pinout and footprint | Direct drop-in upgrade path for firmware expansion without layout change | Choose when future firmware growth or additional data logging is anticipated |
Compared with R5F104BAANA#U0, the R5F104AAASP#50 offers lower assembly cost and simpler reflow but less thermal headroom; versus R5F104AEASP#50, it provides identical mechanical compatibility with reduced memory - ideal for fixed-function, cost-optimized deployments where code size is stable.
Availability
R5F104AAASP#50 is available at Aetrix Electronics and suitable for home appliance control, smart meter interface, wireless sensor nodes, and industrial HMI panels requiring stable component supply across production lifecycles.
Supply support for R5F104AAASP#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive general-purpose applications including white goods, metering, and sensor hubs - balancing performance, integration, and energy efficiency.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104AAASP#50?
The R5F104AAASP#50 operates at up to 32 MHz, delivering 44 DMIPS of processing performance. Its high-speed on-chip oscillator achieves ±1.0% accuracy across 1.8–5.5 V and -20 to +85°C, eliminating need for external crystal in many applications. The RL78 core supports variable instruction timing - from 0.03125 µs at 32 MHz down to 30.5 µs at 32.768 kHz - enabling dynamic power/performance scaling in the R5F104AAASP#50.
Does the R5F104AAASP#50 support in-system programming and secure firmware updates?
Yes, the R5F104AAASP#50 supports self-programming of both code and data flash memory with boot swapping and flash shield window protection. It includes a security function that prohibits block erase and rewriting to prevent unauthorized firmware modification. The on-chip debug interface enables programming via single-wire SWD using TOOL0/TOOLRxD/TOOLTxD pins, allowing field firmware updates without removing the R5F104AAASP#50 from the PCB.
What analog peripherals are integrated into the R5F104AAASP#50?
The R5F104AAASP#50 integrates an 8-channel, 10-bit successive-approximation ADC with internal 1.45 V reference voltage and temperature sensor. It does not include a D/A converter or comparator. Analog inputs accept 0–VDD range, and the ADC supports scan mode with automatic channel sequencing. No DAC or analog comparator channels are present - designs requiring those functions must add external components or select a higher-tier RL78/G14 variant.
How does the R5F104AAASP#50 manage power in battery-operated applications?
The R5F104AAASP#50 provides three ultra-low-power modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except RTC/LVD), and SNOOZE (selected peripherals active while CPU sleeps). In STOP mode with RTC and LVD enabled, it draws just 0.60 μA - enabling multi-year operation on coin-cell batteries. Its 1.6–5.5 V operating range accommodates declining battery voltage without external regulators, and the 14-level LVD ensures reliable brown-out detection across the R5F104AAASP#50's full supply range.
What communication interfaces are available on the R5F104AAASP#50?
The R5F104AAASP#50 provides UART (up to 4 channels), simplified SPI (CSI, up to 8 channels), and I²C (up to 10 channels) interfaces. All are implemented in hardware with independent baud rate generators and FIFO buffers. Pin multiplexing via peripheral I/O redirection registers allows flexible assignment - for example, UART0 can be mapped to P00/P01 or P16/P17. No CAN, USB, or Ethernet interfaces are included; these require external transceivers or different RL78 families.
R5F104AAASP#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AAASP#50 FAQ
1.How can I place an order for R5F104AAASP#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AAASP#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AAASP#50 reliable?
The price and inventory of R5F104AAASP#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AAASP#50 is usually 5 days.
3.What payment methods are accepted for R5F104AAASP#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AAASP#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AAASP#50?
R5F104AAASP#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AAASP#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AAASP#50?
For technical support, including R5F104AAASP#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AAASP#50 requirements.
6.How does Aetrix verify that R5F104AAASP#50 is sourced from the original manufacturer or authorized distributors?
All R5F104AAASP#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AAASP#50 meets industry standards.
7.What is the process for return or replacement of R5F104AAASP#50?
All R5F104AAASP#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AAASP#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AAASP#50 part is unused and in its original packaging.
Return procedure for R5F104AAASP#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AAASP#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
