Renesas R5F104AAASP#V0
- Part No.:
- R5F104AAASP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AAASP#V0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AAASP#V0 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 16 KB flash, 2.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40 to +85°C (A-grade), delivering 44 DMIPS at 32 MHz for ultra-low-power embedded control in battery-powered sensors and industrial HMI.
For engineers reviewing the R5F104AAASP#V0 datasheet, R5F104AAASP#V0 pinout, R5F104AAASP#V0 application, or R5F104AAASP#V0 equivalent, key selection criteria include its 66 μA/MHz active current, RTC+LVD-only 0.60 μA STOP mode, 30-pin LSSOP footprint, integrated 10-bit ADC (20-channel), and UART/SPI/I²C peripheral set optimized for cost-sensitive, low-power edge nodes.
Technical Context
The R5F104AAASP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions within a 1 MB address space. It integrates a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) and dedicated low-speed oscillator for watchdog operation.
Peripheral subsystems include an Event Link Controller (ELC) enabling hardware-triggered peripheral chaining, Data Transfer Controller (DTC) supporting block/repeat transfers activated by interrupts, and background operation (BGO) for data flash rewriting while executing code from program memory - all coordinated under HALT/STOP/SNOOZE power modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC CPU with 3-stage pipeline, 1 MB address space, 44 DMIPS @ 32 MHz |
| Memory Configuration | 16 KB code flash (1 KB blocks), 4 KB data flash (1M rewrite cycles), 2.5 KB on-chip RAM |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode (RTC + LVD only) |
| Operating Voltage & Temp | 1.6–5.5 V supply; -40 to +85°C ambient (A-grade consumer/industrial) |
| Analog Peripherals | 10-bit ADC with 20 input channels, internal 1.45 V reference, and temperature sensor |
| Digital Interfaces | 3 UART/LIN channels, 3 CSI (SPI-compatible) channels, 4 I²C/simplified I²C channels |
| Timers & Clock | 8× 16-bit timers (TAU/Timer RJ/RD/RG), 12-bit interval timer, calendar RTC, watchdog timer |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65 mm pitch), JEDEC MS-012AC compliant, suitable for automated surface-mount assembly and thermal management in compact industrial PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | ANI17/TI00/TxD1/TRGCLKA | Primary UART TX, timer input, and debug clock input; supports 1.8/2.5/3.0 V level-shifted interface |
| P01 | ANI16/TO00/RxD1/TRGCLKB | Primary UART RX and timer output; enables synchronous communication with external controllers or transceivers |
| P10–P17 | SPI/I²C/UART peripheral pins (SCK11, SI11, SO11, SDA11, etc.) | Configurable multi-function I/O supporting simultaneous serial protocols with peripheral I/O redirection registers |
| P20–P23 | ANI0–ANI3/AVREFP/AVREFM/ANO0 | Analog input group with differential reference support; ANO0 usable as analog output in specific configurations |
| P30–P31 | INTP3/RTC1HZ/SCK00, TI03/TO03/INTP4/PCLBUZ0 | Real-time clock interrupt output and buzzer drive capability; enables low-power timekeeping and audible alerts |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; accepts external debounced signal or POR/LVD assertion |
| VDD / VSS | Power supply and ground | Single 1.6–5.5 V rail; REGC capacitor (0.47–1 μF) required between REGC and VSS per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA retention with RTC and LVD active - enables >10-year battery life in coin-cell-powered devices |
| Self-programmable flash | Boot swap and flash shield window functions enable secure firmware updates without external programmer |
| Background data flash write | BGO allows concurrent code execution and 4 KB data flash rewrites at full VDD range (1.8–5.5 V) |
| Hardware event linking (ELC) | 19–26 event sources directly trigger peripherals (e.g., ADC start → DMA transfer), eliminating CPU polling overhead |
| Dual-voltage I/O capability | N-ch open-drain ports tolerate 6 V; configurable TTL input buffers enable interoperability with 1.8/2.5/3.0 V logic domains |
Applications
| Smart Sensor Node | Industrial HMI Panel |
|---|---|
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and CO₂ via analog/digital sensors with periodic BLE transmission. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, RTC-scheduled wake-up, low-power sleep transitions, and UART-to-BLE bridge timing. Use Value: 0.60 μA STOP mode extends CR2032 battery life beyond 5 years; integrated 10-bit ADC eliminates external signal conditioning ICs. |
Use Scenario: Touch-enabled front-panel interface for PLCs or motor drives, requiring button debounce, LED dimming, and serial command parsing. IC Role / Device Role / Timing Role: Dedicated UI processor handling capacitive touch scanning, PWM-controlled LED brightness, and real-time UART command response. Use Value: On-chip PCLBUZ0/1 timers drive buzzer feedback and LED dimming without external timers; 30-pin LSSOP fits tight panel PCB space constraints. |
| Home Appliance Control | Energy Metering Subsystem |
Use Scenario: Washing machine mainboard MCU coordinating motor control, water valve actuation, and user display via SPI-driven LCD. IC Role / Device Role / Timing Role: Real-time executor of safety-critical sequences (e.g., lid lock, spin balance) using hardware timers and interrupt prioritization. Use Value: HALT mode reduces active current during idle cycles; built-in LVD detects brown-out before EEPROM corruption occurs. |
Use Scenario: Secondary controller in smart meters acquiring voltage/current samples via isolated ADC interfaces and logging data to internal flash. IC Role / Device Role / Timing Role: Precision timing agent synchronizing sampling to AC line cycle using RTC alarm and timer capture inputs. Use Value: Calendar RTC with 99-year date tracking enables accurate timestamping of energy consumption logs; 4 KB data flash stores 30+ days of hourly usage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BAASP#V0 | 32-pin HWQFN package; 32 KB flash, 5.5 KB RAM, same 30-pin-peripheral subset | Requires PCB redesign for QFN layout and thermal pad; suited for higher memory margin needs | Select when additional code space or future firmware expansion is required without changing core peripheral use |
| R5F104ADASP#V0 | 30-pin LSSOP package; 32 KB flash, 4 KB RAM, identical pinout and peripheral mapping | Direct drop-in replacement with doubled flash capacity; same footprint and thermal profile | Choose for seamless upgrade path where existing board layout must be preserved but larger firmware image is needed |
Compared with R5F104AAASP#V0, R5F104BAASP#V0 offers expanded memory in a smaller QFN package but requires new layout and thermal design, whereas R5F104ADASP#V0 provides immediate flash scalability in the exact same LSSOP-30 footprint - making it the preferred upgrade for legacy board revisions.
Availability
R5F104AAASP#V0 is available at Aetrix Electronics and suitable for smart sensor nodes, industrial HMI panels, and home appliance control systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for R5F104AAASP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power embedded control with integrated analog peripherals and flexible serial interfaces, targeting cost-sensitive, battery-operated, and industrial-grade applications demanding reliability and long-term supply stability.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104AAASP#V0?
The R5F104AAASP#V0 operates up to 32 MHz with a typical active current of 66 μA per MHz, resulting in ~2.1 mA total at full speed. Its ultra-low-power STOP mode draws only 0.60 μA when retaining RTC and LVD functionality - verified across the full -40 to +85°C temperature range per R01DS0053EJ0340 Rev. 3.40.
Does the R5F104AAASP#V0 support in-system programming and secure firmware updates?
Yes, the R5F104AAASP#V0 supports full in-system programming via on-chip debug interface and includes boot swap functionality plus flash shield window protection. These features enable field firmware updates while preventing unauthorized access to protected code sections - confirmed in Section 1.1 "Features" and Section 2.3 "Flash Memory" of the official datasheet.
How many analog input channels does the R5F104AAASP#V0 support, and what is the ADC resolution?
The R5F104AAASP#V0 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), including dedicated AVREFP/AVREFM reference pins and internal 1.45 V reference voltage. Channel count is fixed per device variant and fully supported in the 30-pin LSSOP package per Table 1-1 and Section 1.1 "A/D Converter".
What serial communication interfaces are available on the R5F104AAASP#V0?
The R5F104AAASP#V0 provides three UART/LIN channels, three CSI (SPI-compatible) channels, and four I²C/simplified I²C channels - all accessible through multiplexed pins on its 30-pin LSSOP package. Peripheral I/O redirection registers (PIOR0/1) allow dynamic assignment of these functions to designated pins as documented in Section 1.3.1 Pin Configuration.
Is the R5F104AAASP#V0 pin-compatible with other RL78/G14 variants in the same package?
Yes, all RL78/G14 devices in the 30-pin LSSOP package - including R5F104AAASP#V0, R5F104ADASP#V0, and R5F104AEASP#V0 - share identical pinouts, electrical characteristics, and peripheral mappings. This enables direct hardware compatibility across memory variants without PCB changes, as confirmed in Figure 1-1 and Table 1-1 of the R01DS0053EJ0340 datasheet.
R5F104AAASP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AAASP#V0 FAQ
1.How can I place an order for R5F104AAASP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AAASP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AAASP#V0 reliable?
The price and inventory of R5F104AAASP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AAASP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104AAASP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AAASP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AAASP#V0?
R5F104AAASP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AAASP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AAASP#V0?
For technical support, including R5F104AAASP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AAASP#V0 requirements.
6.How does Aetrix verify that R5F104AAASP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104AAASP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AAASP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104AAASP#V0?
All R5F104AAASP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AAASP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AAASP#V0 part is unused and in its original packaging.
Return procedure for R5F104AAASP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AAASP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
