Renesas R5F104AAGSP#30
- Part No.:
- R5F104AAGSP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AAGSP#30.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AAGSP#30 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 16 KB flash, 2.5 KB RAM, and industrial-grade −40°C to +105°C operation (G-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 8-channel 10-bit ADC, UART/SPI/I²C interfaces, and real-time clock for embedded control in battery-powered industrial sensors.
For engineers reviewing the R5F104AAGSP#30 datasheet, R5F104AAGSP#30 pinout, R5F104AAGSP#30 application, or R5F104AAGSP#30 equivalent, key selection criteria include its G-grade temperature rating, 30-pin LSSOP package with 0.65 mm pitch, 16 KB flash memory size, and support for background data flash rewriting (1M erase/write cycles) in low-voltage (1.6–5.5 V) operation.
Technical Context
The R5F104AAGSP#30 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It includes on-chip high-accuracy ±1.0% oscillator (1–64 MHz selectable) and supports event-driven peripheral activation via Event Link Controller (ELC) with up to 26 event sources.
Power management integrates on-chip POR, 14-level LVD with interrupt/reset options, and multiple low-power modes. The Data Transfer Controller (DTC) enables autonomous memory transfers triggered by interrupts, including chain transfer, while the Real-Time Clock provides calendar-based timekeeping (99-year range) with alarm and correction functions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS for deterministic real-time control execution |
| Flash Memory | 16 KB code flash - sufficient for compact firmware with security block erase prohibition |
| Data Flash | 4 KB - supports 1,000,000 write cycles with background operation (BGO) during program execution |
| RAM | 2.5 KB - allocated for stack, variables, and flash library usage (start address FE900H) |
| Supply Voltage | 1.6 V to 5.5 V - enables direct interface with 1.8/2.5/3.3 V peripherals without level shifters |
| Operating Temperature | −40°C to +105°C (G-grade) - qualified for industrial motor drives and harsh-environment sensing |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA), SNOOZE - extends battery life in always-on sensor nodes |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm body width, 0.65 mm pitch), JEDEC MS-012AC compliant. Requires 0.47–1 µF capacitor between REGC and VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; debug clock input - enables serial comms and timing-critical I/O |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; debug clock output - supports full-duplex comms and synchronized triggering |
| P10–P17 | SPI/I²C/UART channels (SCK11, SI11, SO11, etc.) | Multi-protocol serial interface pins - configurable for CSI (SPI-like), UART, or I²C via register settings |
| P20–P23 | ANI0–ANI3 / AVREFP / AVREFM / ANO0 | Analog inputs with dedicated reference pins - enables precise 10-bit ADC measurements with external or internal 1.45 V reference |
| P30–P31 | INTP3 / SCK00 / RTC1HZ / TI03 / TO03 | Interrupt-capable GPIO with RTC tick output and timer I/O - supports wake-up events and pulse generation |
| RESET | Active-low reset input | Hardware reset with internal pull-up - ensures reliable initialization after power-up or brownout |
| VDD / VSS | Power supply / ground | Single 1.6–5.5 V supply domain - simplifies power design and eliminates need for auxiliary regulators |
| REGC | Regulator bypass capacitor terminal | Connects to VSS via 0.47–1 µF capacitor - stabilizes internal voltage regulator for low-noise analog operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 66 μA/MHz active current and 0.60 μA STOP mode enable multi-year battery life in wireless sensor nodes |
| On-chip high-accuracy oscillator | ±1.0% frequency stability (1.8–5.5 V, −20 to +85°C) eliminates need for external crystal in cost-sensitive applications |
| Background data flash rewriting | 1,000,000 write cycles with BGO allows firmware updates without halting application code execution |
| Event Link Controller (ELC) | Links 19–26 peripheral events directly to functions - reduces CPU load and interrupt latency in real-time systems |
| Real-time clock with calendar | 99-year calendar, alarm, and clock correction support - enables accurate timestamping and scheduled wake-up in energy-harvesting devices |
| Dedicated hardware DTC | Autonomous data transfers triggered by peripherals - offloads CPU for efficient sensor data buffering and DMA-like throughput |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Compact BLDC motor driver in HVAC actuators requiring thermal resilience and low standby power. IC Role / Device Role / Timing Role: Main controller executing commutation logic, reading hall sensors via ADC, and managing UART diagnostics. Use Value: G-grade temperature rating (−40°C to +105°C) and 0.60 μA STOP mode ensure reliability in enclosed, heat-prone enclosures while minimizing battery drain. | Use Scenario: Battery-backed electricity meter with tamper detection, pulse counting, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, RTC-based billing intervals, and isolated UART communication. Use Value: Integrated 10-bit ADC with internal 1.45 V reference and calendar RTC enable accurate energy accumulation and time-of-use tariff calculation without external components. |
| Wireless Sensor Node | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: LoRaWAN-enabled environmental sensor collecting temperature, humidity, and occupancy data. IC Role / Device Role / Timing Role: Central MCU handling sensor polling, low-power scheduling, and SPI interface to transceiver. Use Value: SNOOZE mode with ELC-triggered wake-up allows sub-second response to motion events while maintaining average current under 5 μA. | Use Scenario: DIN-rail mounted digital I/O expansion module interfacing with main PLC over Modbus RTU. IC Role / Device Role / Timing Role: Isolated interface controller managing opto-coupled inputs, relay drivers, and UART-to-Modbus protocol translation. Use Value: 30-pin LSSOP footprint and 1.6–5.5 V operation simplify PCB layout and allow direct connection to 3.3 V or 5 V field buses without level-shifting circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104ADGSP#30 | 32 KB flash, 4 KB RAM, same 30-pin LSSOP package and G-grade rating | Supports larger firmware with additional data logging buffers and dual UART protocols | Select when firmware exceeds 16 KB or requires extended data retention via larger data flash |
| R5F104BDGSP#30 | 32-pin HWQFN (5 × 5 mm), 32 KB flash, 4 KB RAM, identical G-grade temp range | Offers 6 more GPIOs and enhanced analog channel count (20 vs. 18) in smaller footprint | Choose for space-constrained designs needing higher I/O density and improved thermal dissipation |
Compared with R5F104ADGSP#30 and R5F104BDGSP#30, the R5F104AAGSP#30 provides optimal cost and size efficiency for minimal-footprint industrial controllers where 16 KB flash suffices and LSSOP assembly compatibility is prioritized over pin count expansion.
Availability
R5F104AAGSP#30 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and wireless sensor node designs requiring stable component supply across extended product lifecycles.
Supply support for R5F104AAGSP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for automotive, industrial, and IoT markets.
The RL78/G14 family targets general-purpose embedded control with emphasis on ultra-low power, integrated peripherals, and industrial temperature resilience - enabling cost-effective, long-life solutions in resource-constrained environments.
FAQ
What is the maximum operating frequency and core performance of the R5F104AAGSP#30?
The R5F104AAGSP#30 operates at up to 32 MHz and delivers 44 DMIPS using the RL78 16-bit CISC core with 3-stage pipeline. Its minimum instruction execution time ranges from 0.03125 µs (high-speed mode) to 30.5 µs (ultra-low-speed mode), supporting both performance-critical and ultra-low-power timing requirements within the same R5F104AAGSP#30 device.
Does the R5F104AAGSP#30 support in-system programming and secure flash protection?
Yes, the R5F104AAGSP#30 supports self-programming with boot swapping and flash shield window functionality. It also includes a security feature that prohibits block erase and rewriting of protected flash regions. These capabilities enable safe firmware updates and intellectual property protection without requiring external programmers - all implemented within the R5F104AAGSP#30's on-chip debug and flash control logic.
What analog peripherals are integrated into the R5F104AAGSP#30?
The R5F104AAGSP#30 integrates an 8/10-bit resolution A/D converter with up to 18 analog input channels (ANI0–ANI18), internal 1.45 V reference voltage, and on-chip temperature sensor. It also includes up to two comparator channels with selectable reference sources and a single 8-bit D/A converter with real-time output capability - all accessible through the R5F104AAGSP#30's 30-pin LSSOP package.
How does the R5F104AAGSP#30 manage low-power operation in battery-powered applications?
The R5F104AAGSP#30 achieves ultra-low-power operation via HALT (66 μA/MHz), STOP (0.60 μA), and SNOOZE modes. Its on-chip voltage detector (LVD) offers 14 programmable threshold levels for brownout detection, and the real-time clock remains active in STOP mode. These features allow the R5F104AAGSP#30 to sustain multi-year operation in coin-cell-powered sensors while maintaining precise timekeeping and fast wake-up response.
What serial communication interfaces are available on the R5F104AAGSP#30?
The R5F104AAGSP#30 provides three UART channels (with LIN-bus support), up to eight CSI (SPI-compatible) channels, and four to ten I²C/simplified I²C channels - all configurable via peripheral I/O redirection registers. Pin P10–P17 and P146–P147 support multiplexed serial functions, enabling flexible interface assignment without PCB redesign for the R5F104AAGSP#30.
R5F104AAGSP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AAGSP#30 FAQ
1.How can I place an order for R5F104AAGSP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AAGSP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AAGSP#30 reliable?
The price and inventory of R5F104AAGSP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AAGSP#30 is usually 5 days.
3.What payment methods are accepted for R5F104AAGSP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AAGSP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AAGSP#30?
R5F104AAGSP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AAGSP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AAGSP#30?
For technical support, including R5F104AAGSP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AAGSP#30 requirements.
6.How does Aetrix verify that R5F104AAGSP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104AAGSP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AAGSP#30 meets industry standards.
7.What is the process for return or replacement of R5F104AAGSP#30?
All R5F104AAGSP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AAGSP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AAGSP#30 part is unused and in its original packaging.
Return procedure for R5F104AAGSP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AAGSP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
