Renesas R5F104ADASP#10
- Part No.:
- R5F104ADASP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104ADASP#10.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104ADASP#10 from Renesas is a 32-bit RL78/G14 microcontroller designed for ultra-low-power industrial control applications, featuring 32 KB flash memory, 4 KB data flash, 4 KB RAM, 30-pin LSSOP package, and operation from 1.6 V to 5.5 V across –40°C to +85°C. It delivers 44 DMIPS at 32 MHz with 66 μA/MHz active current and supports RTC + LVD retention at 0.60 μA.
For engineers reviewing the R5F104ADASP#10 datasheet, R5F104ADASP#10 pinout, R5F104ADASP#10 application, or R5F104ADASP#10 equivalent, key selection criteria include its 30-pin LSSOP footprint, industrial-grade temperature range (–40°C to +85°C), integrated 10-bit ADC (20-channel), dual UART/LIN support, and hardware DTC/ELC for deterministic peripheral event handling in resource-constrained embedded systems.
Technical Context
The R5F104ADASP#10 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs min @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a 16-bit Timer Array Unit (TAU) with up to 8 channels, one 12-bit interval timer, and a calendar-capable real-time clock with alarm and correction functions.
Peripheral subsystems include three UART/LIN channels, four I²C/simplified I²C interfaces, up to eight CSI/SPI channels, an 8-bit DAC (two-channel capable), two comparators, and a 10-bit ADC with internal reference (1.45 V) and temperature sensor - all operating within the same 1.6–5.5 V supply range as the core.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 32-bit CISC CPU with 3-stage pipeline and variable instruction timing |
| Flash Memory | 32 KB code flash with 1 KB block erase and security lock for firmware protection |
| Data Flash | 4 KB background-operable data flash supporting 1M write cycles at 1.8–5.5 V |
| RAM | 4 KB on-chip RAM, including dedicated areas for flash library self-programming |
| ADC | 10-bit resolution, 20-channel analog input with internal 1.45 V reference and temperature sensor |
| Operating Voltage | 1.6 V to 5.5 V single-supply operation, enabling direct interface with 1.8/2.5/3.3 V peripherals |
| Temperature Range | –40°C to +85°C (industrial grade, 'D' suffix), validated for extended thermal reliability |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm × 5.0 mm, 0.65 mm pitch), surface-mount, industrial-temperature rated.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit output or timer input; supports trigger clock for debug/tracing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive input or timer output; complements P00 for full-duplex serial communication |
| P10–P17 | SPI/I²C/UART/Comparator I/O | Multiplexed serial peripheral pins supporting CSI, I²C, UART, and analog comparator functions |
| P20–P23 | ANI0–ANI3 / AVREFP / AVREFM | Analog input channels with dedicated voltage reference inputs for precision ADC measurements |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 | Interrupt-capable timer I/O with real-time clock 1 Hz output for low-power timekeeping |
| RESET | Active-low reset input | Asynchronous hardware reset with internal pull-up; compatible with external reset supervisors |
| VDD / VSS | Power supply / Ground | Dual power pins support clean decoupling; REGC requires 0.47–1 µF capacitor to VSS |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP/SNOOZE modes | Enables sub-µA system sleep states while retaining RTC and LVD functionality for battery-backed operation |
| On-chip Data Flash with BGO | Allows concurrent program execution and non-volatile parameter updates without interrupting real-time tasks |
| Event Link Controller (ELC) | Eliminates CPU overhead by directly linking 19–26 peripheral events (e.g., ADC end-of-conversion → DMA trigger) |
| Data Transfer Controller (DTC) | Hardware-accelerated memory transfers triggered by interrupts, reducing firmware latency and CPU load |
| Integrated LIN bus support | UART channel includes LIN physical layer compliance and break-detection logic for automotive body electronics |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Battery-powered environmental monitoring node measuring temperature, humidity, and air quality over CAN/LIN bus. IC Role / Device Role / Timing Role: Main system controller executing sensor acquisition, LIN communication, and low-power scheduling via RTC-triggered wakeups. Use Value: 0.60 μA STOP mode with RTC enables multi-year battery life; 10-bit ADC with internal reference ensures stable calibration across temperature. |
Use Scenario: Residential HVAC control unit managing zone valves, fan speed, and user interface with local display and remote connectivity. IC Role / Device Role / Timing Role: Central MCU coordinating analog sensor reads, PWM fan control, UART-to-cloud gateway, and real-time clock-based scheduling. Use Value: Dual UART + LIN support enables legacy HVAC bus integration and modern Wi-Fi module bridging; 32 KB flash accommodates field-upgradable firmware. |
| Programmable Logic Relay | Energy Meter Front-End |
Use Scenario: DIN-rail mounted industrial relay with configurable I/O, timer-based sequencing, and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Deterministic real-time controller using TAU timers and ELC for precise I/O response (<100 µs jitter) and UART-based protocol stack. Use Value: Hardware DTC offloads Modbus frame assembly from CPU; 4 KB data flash stores configuration and event logs with 1M-cycle endurance. |
Use Scenario: Class 0.5S electricity meter front-end acquiring voltage/current samples via external ADC and computing RMS, harmonics, and energy totals. IC Role / Device Role / Timing Role: High-accuracy timing manager synchronizing sampling clocks, performing metrology calculations, and communicating via SPI to metrology ASIC. Use Value: 32 MHz max clock with 44 DMIPS provides headroom for floating-point math; 1.6–5.5 V operation tolerates wide input supply variations in meter power supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BDASP#10 | Same 30-pin LSSOP package and 32 KB flash, but with 12 KB RAM and 8 KB data flash | Better suited for applications requiring larger data buffers or frequent non-volatile logging | Select when additional RAM or data flash endurance is required without changing PCB layout |
| R5F104AEASP#10 | Same package and industrial temp rating, but with 48 KB flash and 5.5 KB RAM | Targeted at firmware-rich applications needing larger code space for protocol stacks or GUI logic | Choose when future firmware expansion or added feature sets demand more flash capacity |
Compared with R5F104BDASP#10 and R5F104AEASP#10, the R5F104ADASP#10 offers optimal balance of cost, power efficiency, and resource allocation for mid-complexity industrial controllers where 32 KB flash and 4 KB RAM meet functional requirements without over-provisioning.
Availability
R5F104ADASP#10 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat controllers, programmable logic relays, and energy meter front-ends requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F104ADASP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power industrial and consumer applications requiring high integration, robust peripheral sets, and long-term supply assurance - with R5F104ADASP#10 optimized for compact LSSOP designs.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104ADASP#10?
The R5F104ADASP#10 operates up to 32 MHz with a peak performance of 44 DMIPS. Its RL78 CPU core achieves this through a 3-stage pipeline and optimized instruction set, including multiply/divide and MAC instructions. At 32 MHz, minimum instruction execution time is 0.03125 µs, and the device maintains full peripheral functionality including ADC, UART, and timers - all verified across its –40°C to +85°C industrial temperature range.
Does the R5F104ADASP#10 support LIN bus communication, and how is it implemented?
Yes, the R5F104ADASP#10 supports LIN bus communication via its UART channels, which include dedicated LIN break-detection logic and synchronization capabilities compliant with LIN 2.x specifications. Specifically, UART2 (pins P13/P14) or UART0 (pins P50/P51) can be configured for LIN physical layer operation, enabling direct connection to LIN transceivers without external protocol assist hardware - a key enabler for automotive body electronics and industrial sub-networks.
What are the power consumption characteristics of the R5F104ADASP#10 in low-power modes?
The R5F104ADASP#10 achieves 66 μA/MHz in active mode and drops to 0.60 μA in STOP mode with only RTC and LVD active - verified at 1.8 V and 25°C. HALT mode consumes 0.95 μA (typ.) with main oscillator stopped, and SNOOZE mode allows selected peripherals (e.g., ADC, UART) to operate while CPU sleeps. All modes retain RAM content and support wake-up via external interrupt, RTC alarm, or peripheral event - critical for battery-powered industrial sensors.
How many analog input channels and what ADC resolution does the R5F104ADASP#10 provide?
The R5F104ADASP#10 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), including dedicated AVREFP/AVREFM pins for precision reference. It supports internal 1.45 V reference voltage and on-die temperature sensing, with conversion times as fast as 1.2 µs per sample. The ADC operates across the full 1.6–5.5 V supply range and is accessible via DTC for automated data capture without CPU intervention.
Is the R5F104ADASP#10 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104ADASP#10 is fully pin-compatible with all other 30-pin LSSOP RL78/G14 variants (e.g., R5F104BDASP#10, R5F104AEASP#10), sharing identical pin count, pitch, mechanical footprint, and signal mapping. This enables direct substitution within the same PCB design for memory or peripheral scaling - provided firmware is updated to match the target variant's RAM size, data flash capacity, and peripheral enablement settings.
R5F104ADASP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104ADASP#10 FAQ
1.How can I place an order for R5F104ADASP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104ADASP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104ADASP#10 reliable?
The price and inventory of R5F104ADASP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104ADASP#10 is usually 5 days.
3.What payment methods are accepted for R5F104ADASP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104ADASP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104ADASP#10?
R5F104ADASP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104ADASP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104ADASP#10?
For technical support, including R5F104ADASP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104ADASP#10 requirements.
6.How does Aetrix verify that R5F104ADASP#10 is sourced from the original manufacturer or authorized distributors?
All R5F104ADASP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104ADASP#10 meets industry standards.
7.What is the process for return or replacement of R5F104ADASP#10?
All R5F104ADASP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104ADASP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104ADASP#10 part is unused and in its original packaging.
Return procedure for R5F104ADASP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104ADASP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
