Renesas R5F104ADDSP#V0
- Part No.:
- R5F104ADDSP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104ADDSP#V0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,041
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104ADDSP#V0 from Renesas is a 48 KB flash, 4 KB data flash, 4 KB RAM RL78/G14 16-bit microcontroller in 44-pin LQFP package, operating at 32 MHz (44 DMIPS), with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), 10-bit ADC (20 channels), and integrated UART/SPI/I²C interfaces for industrial sensor control and HMI applications.
For engineers reviewing the R5F104ADDSP#V0 datasheet, R5F104ADDSP#V0 pinout, R5F104ADDSP#V0 application, or R5F104ADDSP#V0 equivalent, key selection criteria include its industrial-grade -40°C to +85°C temperature rating (D-suffix), LQFP-44 0.8 mm pitch package, on-chip RTC with calendar/alarm, and hardware DTC/ELC for deterministic peripheral event handling without CPU intervention.
Technical Context
The R5F104ADDSP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem integrates 48 KB code flash (1 KB blocks), 4 KB data flash with background operation (BGO), and 4 KB SRAM.
Peripheral integration includes Timer Array Unit (TAU) with 8 channels, 12-bit interval timer, real-time clock (99-year calendar), watchdog timer, 10-bit ADC (20 inputs, internal 1.45 V reference), 8-bit DAC (2 outputs), and dual comparators - all managed via Event Link Controller (ELC) for autonomous signal chaining and Data Transfer Controller (DTC) for interrupt-driven DMA transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 48 KB code flash (1 KB erase blocks), 4 KB data flash with BGO support |
| RAM | 4 KB on-chip SRAM, including dedicated areas for flash library operations |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD active |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V ref), 8-bit DAC (2 channels, 0–VDD output) |
| Timers & Clock | TAU (8 channels), 12-bit interval timer, RTC (calendar/alarm/correction), 32.768 kHz crystal support |
| Communication | UART/LIN (3 channels), CSI (SPI-compatible, 3–8 channels), I²C (4–10 channels) |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), lead-free, RoHS-compliant, industrial temperature grade (-40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/P01 | GPIO / UART1 TX/RX | Primary serial interface for host communication; supports TTL-level RS-232 bridge or direct MCU-to-MCU link |
| P10–P15 | CSI/I²C/UART2 pins | Configurable multi-protocol serial interface cluster enabling simultaneous SPI sensor bus and I²C EEPROM access |
| P16/P17 | UART0 RX/TX (remappable) | Dedicated debug/programming UART with TRDIO remapping capability for flexible board layout |
| P20–P27 | ADC input / AVREFP/AVREFM | 20-channel analog front-end with differential reference inputs; supports ratiometric sensor measurements |
| P30/P31 | INTP3/INTP4 / RTC1HZ / TI03/TO03 | Real-time clock output and general-purpose timer I/O for pulse-width modulation or encoder counting |
| P121/P122 | X1/X2 crystal oscillator | Supports 32.768 kHz crystal for RTC accuracy ±20 ppm; enables low-power timekeeping during STOP mode |
| RESET / REGC / VDD / VSS | Reset control / regulator capacitor / supply rails | On-chip POR and LVD with 14-level detection; REGC requires 0.47–1 μF capacitor to VSS for stable internal voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA current draw with RTC + LVD active enables battery-powered operation >10 years on CR2032 |
| Data flash BGO | Background rewriting allows firmware updates or logging while executing application code from main flash |
| Event Link Controller (ELC) | Hardware routing of 19–26 peripheral events eliminates CPU polling and reduces ISR latency to <100 ns |
| Peripheral I/O redirection | Dynamic remapping of SCK/SI/SO and UART pins via PIOR registers simplifies PCB routing and reuse across variants |
| On-chip temperature sensor | Calibrated internal sensor provides ±2°C accuracy over -40°C to +85°C for thermal monitoring without external components |
Applications
| Industrial Sensor Node | Smart HVAC Controller |
|---|---|
Use Scenario: Standalone temperature/humidity/pressure node with LoRaWAN backhaul, powered by coin cell or energy harvesting. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, RTC-triggered wake-up, UART-to-modem interface, and low-power state transitions. Use Value: 0.60 μA STOP mode extends battery life; BGO enables field firmware updates without interrupting sensor logging. | Use Scenario: Wall-mounted thermostat with display, touch keys, and relay drivers for zone control. IC Role / Device Role / Timing Role: Central timing and interface hub coordinating display refresh, keypad scanning, relay timing, and environmental sensing. Use Value: ELC links ADC conversion completion directly to DAC output for closed-loop fan speed control, eliminating software overhead. |
| Programmable Logic Relay | Industrial HMI Panel |
Use Scenario: DIN-rail mounted relay module with configurable I/O, Modbus RTU interface, and non-volatile configuration storage. IC Role / Device Role / Timing Role: Real-time I/O sequencer using TAU timers and DTC for deterministic pulse generation and input capture. Use Value: 48 KB flash accommodates Modbus stack + ladder logic interpreter; data flash stores user programs with 1M-cycle endurance. | Use Scenario: Local operator panel with 4.3" TFT display, capacitive touch, and CAN/RS-485 connectivity. IC Role / Device Role / Timing Role: Display controller and UI processor handling graphics rendering, touch scan, and communication protocol stacks. Use Value: Dual UART + CSI + I²C enables concurrent display SPI, touch I²C, and fieldbus RS-485 interfaces without resource contention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104AEASP#V0 | 16 KB flash, 4 KB data flash, 2.5 KB RAM, same LQFP-44 package and peripheral set | Lower memory footprint suits simpler sensor nodes without local data logging or complex UI | Select when application code size ≤14 KB and no background data flash writes are required |
| R5F104BDSP#V0 | 32 KB flash, 4 KB data flash, 4 KB RAM, identical pinout and peripheral configuration | Mid-tier memory balance ideal for Modbus gateways or dual-interface controllers with firmware + config storage | Choose for cost-optimized designs needing headroom beyond 48 KB but not requiring full 96 KB variants |
Compared with R5F104AEASP#V0 and R5F104BDSP#V0, the R5F104ADDSP#V0 provides 3× more code flash than the AE variant and 1.5× more than the BD variant while retaining identical peripheral count, package, and power profile-making it optimal for feature-rich industrial firmware with integrated protocol stacks and diagnostics.
Availability
R5F104ADDSP#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart HVAC controllers, programmable logic relays, and HMI panels requiring stable component supply across extended product lifecycles.
Supply support for R5F104ADDSP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer equipment requiring robust peripheral integration, long battery life, and seamless toolchain support with CS+ and e2 studio.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104ADDSP#V0?
The R5F104ADDSP#V0 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. Its RL78 CPU core achieves a minimum instruction execution time of 0.03125 μs at this frequency, with configurable clock division enabling ultra-low-speed operation down to 32.768 kHz for RTC and LVD-only modes. This dual-speed capability ensures both high-throughput control and extended battery life.
Does the R5F104ADDSP#V0 support hardware-based DMA transfers, and how is it implemented?
Yes, the R5F104ADDSP#V0 implements a Data Transfer Controller (DTC) that performs hardware-accelerated memory-to-peripheral and memory-to-memory transfers without CPU involvement. It supports normal, repeat, and block transfer modes, triggered by 19–26 peripheral interrupt sources, and includes chain transfer functionality for cascaded operations. This enables efficient ADC data streaming to RAM or UART transmission buffering while the CPU executes application logic.
How does the R5F104ADDSP#V0 manage real-time clock functionality, and what calendar features are included?
The R5F104ADDSP#V0 integrates a dedicated real-time clock (RTC) module supporting a full 99-year calendar with leap-year correction, alarm interrupt generation, and independent clock correction circuitry. It operates from a 32.768 kHz crystal (X1/X2 pins) or internal sub-system clock, maintaining timekeeping in STOP mode with only 0.60 μA current draw. The RTC generates periodic interrupts (e.g., 1 Hz) usable for task scheduling or wake-up events.
What analog peripherals are integrated into the R5F104ADDSP#V0, and what are their key specifications?
The R5F104ADDSP#V0 integrates a 10-bit successive-approximation ADC with up to 20 input channels, selectable internal 1.45 V reference or external AVREFP/AVREFM inputs, and built-in temperature sensor. It also includes an 8-bit DAC with up to two output channels (0–VDD range) and real-time update capability, plus up to two comparators with window, high-speed, and low-speed operating modes. These peripherals support ratiometric sensor measurement and closed-loop analog control without external ICs.
Is the R5F104ADDSP#V0 pin-compatible with other RL78/G14 variants in the same package, and what design considerations apply?
Yes, the R5F104ADDSP#V0 is pin-compatible with all RL78/G14 devices in the 44-pin LQFP-0.8 mm package (e.g., R5F104AEASP#V0, R5F104BDSP#V0), sharing identical pin functions, electrical characteristics, and mechanical footprint. However, memory size (flash/RAM/data flash), peripheral enablement (e.g., DAC channel count), and factory-programmed options (e.g., security lock bits) differ. PCB designs can be reused across these variants, but firmware must match the target device's memory map and peripheral configuration.
R5F104ADDSP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104ADDSP#V0 FAQ
1.How can I place an order for R5F104ADDSP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104ADDSP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104ADDSP#V0 reliable?
The price and inventory of R5F104ADDSP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104ADDSP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104ADDSP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104ADDSP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104ADDSP#V0?
R5F104ADDSP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104ADDSP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104ADDSP#V0?
For technical support, including R5F104ADDSP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104ADDSP#V0 requirements.
6.How does Aetrix verify that R5F104ADDSP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104ADDSP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104ADDSP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104ADDSP#V0?
All R5F104ADDSP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104ADDSP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104ADDSP#V0 part is unused and in its original packaging.
Return procedure for R5F104ADDSP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104ADDSP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
