Renesas R5F104AFASP#30
- Part No.:
- R5F104AFASP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AFASP#30.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:998
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AFASP#30 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 64 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at up to 32 MHz (44 DMIPS), featuring ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), integrated 10-bit ADC (20 ch), UART/SPI/I²C interfaces, and real-time clock - deployed in battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F104AFASP#30 datasheet, R5F104AFASP#30 pinout, R5F104AFASP#30 application, or R5F104AFASP#30 equivalent, key selection criteria include its 30-pin LSSOP-0.65mm package, 64 KB code flash with security lock, 10-bit ADC with internal reference and temperature sensor, and support for LIN-bus UART channels in consumer-grade (-40 to +85°C) operation.
Technical Context
The R5F104AFASP#30 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) supporting normal/repeat/block transfer modes triggered by 19–26 event sources via the Event Link Controller (ELC).
Its peripheral set includes Timer Array Unit (TAU) with 8 channels, 12-bit interval timer, calendar-capable RTC with alarm/correction, watchdog timer, and simplified SPI (CSI), UART/LIN, and I²C interfaces - all optimized for deterministic low-power embedded control with background data flash rewriting (BGO) and self-programming capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Operating Frequency | 32 MHz (44 DMIPS), supported by high-accuracy ±1.0% on-chip oscillator (1.8–5.5 V, -20 to +85°C) |
| Memory Configuration | 64 KB code flash (1 KB block size), 4 KB data flash (1M rewrite cycles), 5.5 KB RAM |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 20 input channels, internal 1.45 V reference, and integrated temperature sensor |
| Digital Interfaces | 3 UART/LIN channels, 3–8 CSI (SPI-compatible) channels, 4–10 I²C/simplified I²C channels |
| Operating Temperature | -40 to +85°C (Consumer-grade 'A' field of application) |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65 mm pitch), surface-mount, JEDEC MS-012AC compliant. Requires 0.47–1 µF capacitor between REGC and VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/ANI17/TI00/TxD1/TRGCLKA/(TRJO0) | Port 0 bit 0 / Analog input 17 / Timer input 00 / UART1 transmit / Trace clock A | Multi-function I/O supporting analog sensing, timer capture, serial comms, and debug trace |
| P01/ANI16/TO00/RxD1/TRGCLKB/TRJIO0 | Port 0 bit 1 / Analog input 16 / Timer output 00 / UART1 receive / Trace clock B / JTAG I/O | Enables synchronized timer output, serial receive, and boundary-scan debugging on same pin |
| P10–P17 | Serial interface pins (SCK11, SI11, SO11, SCL11, etc.) | Support dual CSI/SPI and I²C peripherals with flexible pin remapping via PIOR registers |
| P120/ANI19/VCOUT0 | Analog input 19 / Voltage-controlled oscillator output 0 | Provides precision voltage monitoring and programmable frequency generation for feedback loops |
| RESET, REGC, VDD, VSS, X1/X2 | Power, reset, and crystal oscillator terminals | Standard supply/reset interface with external crystal support (32.768 kHz or MHz range) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.60 μA STOP mode enables multi-year battery life in always-on sensor nodes |
| Data flash BGO | Execute code from flash while rewriting 4 KB data flash - no interrupt latency penalty during logging |
| Peripheral I/O redirection | Dynamic assignment of UART/SPI/I²C functions to multiple pin groups via PIOR0/1 registers |
| On-chip debug & security | Full on-chip debug with flash shield window and per-block erase/write prohibition |
| Integrated RTC with calendar | 99-year calendar, alarm, and auto-correction eliminates need for external real-time clock IC |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Standalone electricity/water/gas meter with tamper detection, pulse counting, and wireless upload. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing EEPROM logging, and driving optical/RF communication. Use Value: 64 KB flash stores firmware + calibration tables; 4 KB data flash enables secure, wear-levelled usage logging; RTC maintains billing timestamps across power loss. | Use Scenario: Battery-powered temperature/humidity/pressure node in factory automation or HVAC ducts. IC Role / Device Role / Timing Role: Sensor hub aggregating analog inputs, performing local threshold checks, and entering ultra-low-power STOP mode between readings. Use Value: 0.60 μA STOP current extends 2xAA battery life beyond 5 years; 10-bit ADC with internal reference eliminates external precision references. |
| Home Appliance Control | Medical Wearable Monitor |
Use Scenario: MCU in washing machine control board managing motor drivers, water valves, display, and user interface. IC Role / Device Role / Timing Role: Real-time coordinator of PWM motor control, touch sensing, and fault-safe shutdown logic. Use Value: TAU timers deliver precise 3-phase motor commutation; LIN-capable UART interfaces with door lock and detergent dispenser modules. | Use Scenario: Portable ECG/SpO₂ monitor requiring clinical-grade signal acquisition and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Signal conditioner and protocol bridge - digitizing analog biosignals and forwarding packets to BLE SoC. Use Value: Integrated temperature sensor calibrates ADC offset drift; 32 MHz performance ensures real-time filtering of 1 kHz ECG sampling without external DSP. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104AGASP#30 | 96 KB flash, 12 KB RAM, same 30-pin LSSOP package and peripheral set | Higher firmware headroom for OTA updates and expanded feature sets | Select when future firmware growth or additional data buffering is required |
| R5F104BFASP#30 | Same 64 KB flash/RAM but rated for industrial temp (-40 to +105°C, 'G' grade) | Suitable for under-hood automotive or high-temp industrial enclosures | Select when ambient operating temperature exceeds +85°C |
Compared with R5F104AFASP#30, R5F104AGASP#30 provides 50% more flash for complex control logic and secure boot partitions, while R5F104BFASP#30 trades consumer-grade thermal rating for extended industrial reliability - both retain identical pinout, peripherals, and toolchain compatibility.
Availability
R5F104AFASP#30 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, and home appliance control requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for R5F104AFASP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs targeting cost-sensitive, battery-operated, and energy-efficient embedded systems requiring rich analog integration and robust real-time control.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104AFASP#30?
The R5F104AFASP#30 operates at up to 32 MHz, delivering 44 DMIPS of processing performance. Its high-accuracy on-chip oscillator supports frequencies from 1 to 64 MHz with ±1.0% tolerance over 1.8–5.5 V and -20 to +85°C. This enables deterministic real-time execution in motor control and sensor fusion applications without requiring external crystals for basic operation - though X1/X2 pins support optional 32.768 kHz or MHz crystals for enhanced timing accuracy or RTC synchronization.
Does the R5F104AFASP#30 support in-system programming and secure firmware updates?
Yes, the R5F104AFASP#30 supports full in-system programming via on-chip debug interface and includes flash shield window protection, per-block erase/write prohibition, and boot swapping for safe firmware updates. Its self-programming capability allows field upgrades without external programmers, and the 4 KB data flash supports background operation (BGO), enabling concurrent code execution and nonvolatile parameter storage - critical for maintaining calibration data and usage logs during R5F104AFASP#30 runtime.
How many analog input channels and what resolution does the ADC in the R5F104AFASP#30 provide?
The R5F104AFASP#30 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), including dedicated inputs for internal temperature sensor and voltage references. It supports selectable conversion clocks, scan mode, and built-in 1.45 V internal reference - eliminating need for external precision references in most sensor interface designs. The ADC operates across the full 1.6–5.5 V supply range, making it suitable for direct battery-voltage monitoring and multi-sensor signal conditioning within the R5F104AFASP#30.
What serial communication interfaces are available on the R5F104AFASP#30, and are they LIN-compliant?
The R5F104AFASP#30 provides three UART channels, all supporting LIN 2.2 protocol including automatic sync-break detection, checksum calculation, and slave node response timing - confirmed in the RL78/G14 hardware manual. It also includes 3–8 CSI (SPI-compatible) channels and 4–10 I²C/simplified I²C channels, with flexible pin assignment via peripheral I/O redirection registers (PIOR0/1). These interfaces enable mixed-protocol communication in automotive body electronics and industrial control networks using the R5F104AFASP#30 as central coordinator.
What is the operating temperature range and qualification level of the R5F104AFASP#30?
The R5F104AFASP#30 is qualified for consumer applications ('A' grade) with an operating ambient temperature range of -40 to +85°C. It meets industrial-grade reliability testing per Renesas standard protocols but is not rated for extended industrial (-40 to +105°C) or automotive AEC-Q100 environments. This makes it ideal for indoor consumer electronics, white goods, and commercial building automation where thermal margins remain within the R5F104AFASP#30 specification - verified in the official RL78/G14 datasheet Rev. 3.70.
R5F104AFASP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AFASP#30 FAQ
1.How can I place an order for R5F104AFASP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AFASP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AFASP#30 reliable?
The price and inventory of R5F104AFASP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AFASP#30 is usually 5 days.
3.What payment methods are accepted for R5F104AFASP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AFASP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AFASP#30?
R5F104AFASP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AFASP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AFASP#30?
For technical support, including R5F104AFASP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AFASP#30 requirements.
6.How does Aetrix verify that R5F104AFASP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104AFASP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AFASP#30 meets industry standards.
7.What is the process for return or replacement of R5F104AFASP#30?
All R5F104AFASP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AFASP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AFASP#30 part is unused and in its original packaging.
Return procedure for R5F104AFASP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AFASP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
