Renesas R5F104AFGSP#30
- Part No.:
- R5F104AFGSP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AFGSP#30.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 30LSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AFGSP#30 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +105°C (industrial G-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 10-bit ADC (16 channels), UART/SPI/I²C interfaces, RTC, and on-chip oscillators for embedded control in HVAC, motor drives, and industrial sensors.
For engineers reviewing the R5F104AFGSP#30 datasheet, R5F104AFGSP#30 pinout, R5F104AFGSP#30 application, or R5F104AFGSP#30 equivalent, this page provides verified technical context, package mapping, real-world use cases, and validated alternative options - all aligned to the official RL78/G14 Rev. 3.70 specification.
Technical Context
The R5F104AFGSP#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode). It includes dedicated hardware blocks for background data flash rewriting (BGO), event linking (ELC), and data transfer (DTC), enabling deterministic real-time response without CPU intervention.
Its peripheral set is configured for mixed-signal industrial control: dual UART channels (one with LIN support), up to 10 I²C/Simplified I²C channels, 12-channel 16-bit timer array (TAU), 12-bit interval timer, and analog subsystem with internal 1.45 V reference and temperature sensor - all powered from a single supply rail with integrated POR and 14-level LVD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash + 8 KB data flash; supports BGO and 1M rewrite cycles |
| RAM | 12 KB on-chip RAM; used by flash library starting at F9F00H |
| Supply Voltage | 1.6–5.5 V operation; enables direct interface with 1.8/2.5/3.3 V peripherals |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD active |
| Analog Peripherals | 10-bit ADC (16 input channels, internal 1.45 V ref, temp sensor); no D/A or comparator |
| Operating Temperature | -40 to +105°C (G-grade industrial qualification) |
| Package & Pin Count | LSSOP-30, 0.65 mm pitch; 26 I/O pins including 2 N-ch open-drain (6 V tolerant) |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm body width, 0.65 mm pitch), JEDEC MS-012AC compliant. Requires 0.47–1 µF capacitor between REGC and VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 / P01 | GPIO / Analog Input / UART | TxD1/RxD1 and ANI17/ANI16; support TRGCLKA/B for trace clocking |
| P10–P17 | Multi-function Serial I/O | CSI (SPI), UART, I²C, TRDIx, IVREF/IVCMP - configurable via PIOR registers |
| P20–P23 | Analog Input / Reference | ANI0–ANI3 with AVREFP/AVREFM; ANO0/ANO1 available on P22/P23 |
| P30 / P31 | Interrupt / Timer / Buzzer | INTP3/INTP4, TI03/TO03, PCLBUZ0; RTC1HZ on P30 for timekeeping |
| P50 / P51 | UART / SPI / Debug | RxD0/TxD0, SI00/SO00, TOOLRxD/TOOLTxD; TRGIOA/TRGIOB for debug trace |
| P120 / P147 | Analog Output / VCOUT | VCOUT0/VCOUT1 - voltage-controlled output for DAC-like functions |
| RESET / REGC / VDD / VSS | Power & Control | Active-low reset; REGC stabilizes internal regulator; VDD/VSS define 1.6–5.5 V range |
| P121 / P122 | Crystal Interface | X1/X2 inputs for external 32.768 kHz crystal; supports EXCLK for system clock source |
| P137 / P40 | Interrupt / Debug | INTP0 and TOOL0 - primary debug entry and wake-up source |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low Power Modes | HALT, STOP, and SNOOZE modes enable sub-μA operation while retaining RTC/LVD functionality |
| Background Data Flash Rewrite | BGO allows full program execution during data flash updates - critical for field firmware updates |
| Event Link Controller (ELC) | Links 19–26 peripheral events (e.g., ADC EOC → DMA trigger) without CPU overhead |
| On-Chip Oscillator Accuracy | ±1.0% over -20 to +85°C at 1.8–5.5 V - eliminates need for external crystal in cost-sensitive designs |
| Dedicated Low-Speed Watchdog | Operates independently using dedicated RC oscillator - ensures fail-safe reset even if main clock fails |
| Peripheral I/O Redirection | PIOR0/1 registers allow dynamic remapping of serial/peripheral functions to alternate pins |
Applications
| Industrial Motor Control | Smart HVAC Sensor Node |
|---|---|
Use Scenario: Closed-loop fan speed regulation in commercial HVAC units using PWM-driven BLDC motors. IC Role / Device Role / Timing Role: Main controller executing PID algorithm, reading thermistor/pressure sensors via 10-bit ADC, generating 16-bit PWM via TAU timers, and communicating status via UART/LIN. Use Value: 0.60 μA STOP mode extends battery life in wireless sensor nodes; 44 DMIPS handles real-time control loops at 32 MHz without external co-processor. | Use Scenario: Wireless temperature/humidity node with local display, push-button UI, and RS-485 backhaul. IC Role / Device Role / Timing Role: System-on-chip managing capacitive touch keys (via KR0–KR5), driving LCD via PCLBUZ outputs, sampling sensors via 16-channel ADC, and handling UART-to-RS485 translation. Use Value: Integrated 1.45 V reference and temperature sensor reduce BOM count; LSSOP-30 footprint fits compact PCB layouts. |
| Programmable Logic Controller (PLC) I/O Module | Industrial Power Supply Monitor |
Use Scenario: DIN-rail mounted digital I/O expansion module with 8-channel isolated inputs and 4-channel relay outputs. IC Role / Device Role / Timing Role: Interface controller translating Modbus RTU commands (UART) into GPIO state changes, monitoring input status with interrupt-driven INTP0–INTP5, and managing watchdog supervision. Use Value: 26 GPIOs include 2x 6 V-tolerant N-ch open-drain outputs for direct PLC bus interfacing; -40 to +105°C rating ensures reliability in control cabinets. | Use Scenario: AC/DC power supply with real-time voltage/current monitoring, overvoltage protection, and thermal shutdown. IC Role / Device Role / Timing Role: Safety monitor sampling rail voltages via 10-bit ADC, triggering LVD interrupts at programmable thresholds, logging fault events to data flash, and asserting hardware reset via RESET pin. Use Value: 14-level LVD with interrupt/reset selection enables precise brown-out detection; 8 KB data flash stores 10,000+ fault logs with wear leveling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104AGGSP#30 | 128 KB flash, 16 KB RAM, same LSSOP-30 package and G-grade temp range | Supports larger firmware images and more complex control algorithms | Select when >96 KB flash is required for bootloader + application separation or future feature expansion |
| R5F104AFGFP#30 | Same 96 KB flash/12 KB RAM, but in 30-pin LQFP-30 (0.8 mm pitch) package | Requires different PCB layout; offers better thermal dissipation and easier rework | Choose for prototyping or production where LQFP's mechanical robustness and hand-solderability outweigh LSSOP's size advantage |
Compared with R5F104AGGSP#30, the R5F104AFGSP#30 trades flash capacity for identical low-power performance and smaller LSSOP footprint; compared with R5F104AFGFP#30, it retains full electrical compatibility while reducing board area by ~35% - ideal for space-constrained industrial modules.
Availability
R5F104AFGSP#30 is available at Aetrix Electronics and suitable for industrial motor control, smart HVAC sensor nodes, PLC I/O modules, and power supply monitors requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F104AFGSP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power industrial and consumer applications requiring high integration, robust qualification (-40 to +105°C), and seamless migration within the RL78 family.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104AFGSP#30?
The R5F104AFGSP#30 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS performance. This is confirmed in the RL78/G14 datasheet Rev. 3.70 Section 1.1, where 44 DMIPS is explicitly specified for the 32 MHz configuration. The R5F104AFGSP#30 achieves this with zero wait-state execution on code flash at this frequency.
Does the R5F104AFGSP#30 include a built-in temperature sensor and internal voltage reference?
Yes, the R5F104AFGSP#30 integrates both a temperature sensor and an internal 1.45 V voltage reference, as documented in Section 1.1 "Features" of the RL78/G14 datasheet Rev. 3.70. These analog resources are accessible through the 10-bit ADC and require no external components - enabling accurate thermal monitoring and stable analog measurements in the R5F104AFGSP#30.
How many serial communication interfaces does the R5F104AFGSP#30 support, and what protocols are implemented?
The R5F104AFGSP#30 supports three UART channels (one with LIN-bus support), up to eight CSI (SPI-compatible) channels, and four to ten I²C/simplified I²C channels - all confirmed in Section 1.1 "Serial Interfaces" of the RL78/G14 datasheet Rev. 3.70. The exact count depends on pin multiplexing, but the R5F104AFGSP#30's 30-pin LSSOP package enables at least two UARTs, three CSIs, and four I²C interfaces simultaneously.
What is the data flash endurance and rewrite voltage range for the R5F104AFGSP#30?
The R5F104AFGSP#30 includes 8 KB of data flash memory rated for 1,000,000 rewrite cycles (typical), with operation supported across the full supply range of VDD = 1.8 to 5.5 V - as specified in Section 1.1 "Data Flash Memory" of the RL78/G14 datasheet Rev. 3.70. Background operation (BGO) allows concurrent program execution during rewrites.
Is the R5F104AFGSP#30 qualified for industrial temperature range, and what is the exact specification?
Yes, the R5F104AFGSP#30 is qualified for the industrial temperature range of -40 to +105°C, indicated by the "G" suffix in its part number per Section 1.2 "Ordering Information" of the RL78/G14 datasheet Rev. 3.70. This G-grade qualification applies specifically to the R5F104AFGSP#30 and is validated across all electrical parameters in the datasheet's "Operating Ambient Temperature" table.
R5F104AFGSP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AFGSP#30 FAQ
1.How can I place an order for R5F104AFGSP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AFGSP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AFGSP#30 reliable?
The price and inventory of R5F104AFGSP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AFGSP#30 is usually 5 days.
3.What payment methods are accepted for R5F104AFGSP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AFGSP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AFGSP#30?
R5F104AFGSP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AFGSP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AFGSP#30?
For technical support, including R5F104AFGSP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AFGSP#30 requirements.
6.How does Aetrix verify that R5F104AFGSP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104AFGSP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AFGSP#30 meets industry standards.
7.What is the process for return or replacement of R5F104AFGSP#30?
All R5F104AFGSP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AFGSP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AFGSP#30 part is unused and in its original packaging.
Return procedure for R5F104AFGSP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AFGSP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
