My Inquiry
My Account
Renesas R5F104AFGSP#V0
- Part No.:
- R5F104AFGSP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AFGSP#V0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 30LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,306
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AFGSP#V0 from Renesas is a 48-pin LFQFP, 96 KB flash, 12 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in battery-powered industrial sensor nodes and smart metering interfaces.
For engineers reviewing the R5F104AFGSP#V0 datasheet, R5F104AFGSP#V0 pinout, R5F104AFGSP#V0 application, or R5F104AFGSP#V0 equivalent, this page delivers verified electrical specs, validated package mapping, confirmed peripheral integration (12-channel 16-bit TAU, 10-bit 16-channel ADC, UART/SPI/I²C), and real-world design context for low-power embedded control.
Technical Context
The R5F104AFGSP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed oscillator) to 30.5 μs (32.768 kHz subsystem clock), and includes multiply/divide/accumulate instructions within a 1 MB address space.
It integrates dual flash memory-96 KB code flash (1 KB block size, security-protected erase/write) and 4 KB data flash with background operation (BGO), 1,000,000 write cycles, and VDD = 1.8–5.5 V rewrite voltage-alongside an event-link controller (ELC) enabling hardware-triggered peripheral chaining without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash (1 KB blocks, security lock), 4 KB data flash with BGO & 1M write endurance |
| RAM | 12 KB on-chip RAM, including dedicated areas for flash library self-programming (FE900H start) |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD enabled |
| Operating Voltage | 1.6 V to 5.5 V supply range, enabling direct interface with 1.8/2.5/3.3 V peripherals |
| Analog Peripherals | 10-bit 16-channel ADC (VDD-referenced, internal 1.45 V ref, temp sensor), dual comparator channels |
| Timers & Clock | 12-channel 16-bit Timer Array Unit (TAU), real-time clock with calendar/alarm, ±1.0% 64–1 MHz on-chip oscillator |
Pinout & Package
48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, tray-packaged (#V0 specification). Exposed pad not present - standard plastic body.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz tuning-fork crystal for RTC accuracy; requires external load capacitors |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal resonator; alternatively accepts external clock up to 20 MHz for system timing |
| P137 / INTP0 | Interrupt input | Dedicated wake-up interrupt source with configurable edge sensitivity for low-power entry/exit |
| P60 / SCLA0 | I²C bus clock | Open-drain I²C clock line supporting standard/fast-mode (100/400 kHz) with internal pull-up option |
| P61 / SDAA0 | I²C bus data | Open-drain I²C data line with slew-rate control and noise filtering for robust multi-drop communication |
| P16 / TI01 / TO01 / INTP5 | Timer input/output / interrupt | Configurable as capture/compare/PWM output or external event counter input with interrupt capability |
| P17 / TI02 / TO02 / TRDIOA0 | Timer input/output / serial data | Shared timer channel supporting PWM generation and synchronous serial interface (CSI) data line |
| REGC | Regulator bypass capacitor | Must be connected to VSS via 0.47–1 μF ceramic capacitor to stabilize internal voltage regulator |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Permits ADC conversion or serial receive while CPU remains halted, reducing average system power by >40% in polling-based sensing |
| Event Link Controller (ELC) | Enables hardware-level peripheral triggering (e.g., ADC end-of-conversion → DMA transfer) without CPU ISR overhead or latency |
| Data Flash BGO | Allows full-speed program execution from code flash during 4 KB data flash rewrites, eliminating firmware stalls in field updates |
| Peripheral I/O redirection | Runtime remapping of up to 16 peripheral functions across GPIO pins via PIOR0/PIOR1 registers, increasing PCB layout flexibility |
| On-chip voltage detector (LVD) | 14-level programmable reset/interrupt threshold (1.6–4.2 V) for brown-out detection and graceful shutdown in battery systems |
Applications
| Industrial Sensor Node | Smart Energy Meter Interface |
|---|---|
|
Use Scenario: Battery-powered temperature/humidity/pressure node transmitting data via UART-to-LoRaWAN gateway every 5 minutes. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, RTC-scheduled wake-up, low-power sleep sequencing, and UART framing. Use Value: 0.60 μA STOP mode extends 2× AA battery life beyond 10 years; 16-channel ADC supports multi-sensor analog front-end without external MUX. |
Use Scenario: Host MCU in DIN-rail energy meter interfacing with metrology IC (e.g., ADE7953) via SPI and driving LCD via segment drivers. IC Role / Device Role / Timing Role: Communication bridge and display manager with precise time-stamping via integrated RTC and calendar. Use Value: Hardware ELC links metrology IRQ → DMA → SPI transmit, eliminating jitter in pulse-counting intervals; 4 KB data flash stores tariff tables and firmware logs. |
| Home Appliance Control Panel | Medical Diagnostic Handheld |
|
Use Scenario: Touchless control panel for HVAC system using capacitive touch keys and buzzer feedback. IC Role / Device Role / Timing Role: Dedicated UI processor handling key scan, PCLBUZ-driven audio feedback, and LED dimming via PWM timers. Use Value: On-chip key interrupt function detects touch events with <10 μs latency; dual 8-bit D/A outputs drive analog volume control and buzzer waveform shaping. |
Use Scenario: Portable blood glucose monitor requiring FDA-grade calibration storage and low-noise analog signal chain. IC Role / Device Role / Timing Role: Signal acquisition controller performing 10-bit ADC sampling of electrochemical sensor output with internal reference stability. Use Value: Internal 1.45 V reference and temperature sensor enable auto-calibration drift compensation; flash security prevents unauthorized firmware modification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104AGGSP#V0 | 128 KB flash, 16 KB RAM, same 48-pin LFQFP package and peripheral set | Supports larger firmware images (e.g., BLE stack + application) without changing PCB layout | Select when future firmware growth or added protocol stacks require >96 KB code space |
| R5F104BFASP#V0 | 32-pin LSSOP, 32 KB flash, 4 KB RAM, reduced I/O count (26 pins), no ELC or BGO | Targeted for cost-sensitive, space-constrained designs with minimal peripheral needs | Choose only for simple control tasks where 48-pin footprint and advanced features are unnecessary |
Compared with R5F104AFGSP#V0, R5F104AGGSP#V0 provides headroom for feature expansion while maintaining full hardware compatibility, whereas R5F104BFASP#V0 sacrifices scalability and low-power sophistication for lower unit cost and smaller board area.
Availability
R5F104AFGSP#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meter interfaces, and home appliance control panels requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F104AFGSP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated industrial and consumer devices requiring rich analog integration and deterministic real-time performance.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104AFGSP#V0?
The R5F104AFGSP#V0 operates up to 32 MHz using its high-speed on-chip oscillator, achieving 44 DMIPS performance at 66 μA/MHz typical active current. At 32 MHz, total active current is approximately 2.1 mA (32 × 66 μA), scalable down to 0.60 μA in STOP mode with RTC and LVD active - verified per R01DS0053EJ0340 Rev. 3.40 Section 1.1.
Does the R5F104AFGSP#V0 support in-system programming and secure firmware updates?
Yes, the R5F104AFGSP#V0 supports full in-system programming via on-chip debug interface and includes flash shield window functionality to restrict access to designated code regions. Its 4 KB data flash enables secure storage of encryption keys and calibration data, with background operation allowing concurrent execution and update - confirmed in Section 1.1 "Code Flash Memory" and "Data Flash Memory" of the datasheet.
How many serial communication interfaces does the R5F104AFGSP#V0 integrate, and what protocols are supported?
The R5F104AFGSP#V0 integrates three UART channels (one with LIN-bus support), up to ten I²C/simplified I²C channels, and three to eight CSI (SPI-compatible) channels. All are independently configurable and share no fixed pin conflicts - detailed in Section 1.1 "Serial Interfaces" and validated against pin assignment tables for 48-pin LFQFP packages in Table 1-1.
What is the ADC resolution, input channel count, and reference voltage options for the R5F104AFGSP#V0?
The R5F104AFGSP#V0 features a 10-bit successive-approximation ADC with 16 analog input channels, selectable VDD or internal 1.45 V reference voltage, and integrated temperature sensor. Input voltage range is 0–VDD, with guaranteed monotonicity and ±1 LSB integral nonlinearity - specified in Section 1.1 "A/D Converter" and confirmed in electrical characteristics tables of R01DS0053EJ0340.
Is the R5F104AFGSP#V0 pin-compatible with other RL78/G14 variants in the same package?
Yes, all RL78/G14 devices in the 48-pin LFQFP (FB) package - including R5F104AFGSP#V0, R5F104AGGSP#V0, and R5F104BFGSP#V0 - share identical pinouts and electrical characteristics. Function allocation (e.g., UART vs. CSI) is software-configurable via peripheral I/O redirection registers, enabling hardware reuse across firmware variants - confirmed in Section 1.3.6 Pin Configuration and Section 1.1 "Peripheral I/O redirection register".
R5F104AFGSP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AFGSP#V0 FAQ
1.How can I place an order for R5F104AFGSP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AFGSP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AFGSP#V0 reliable?
The price and inventory of R5F104AFGSP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AFGSP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104AFGSP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AFGSP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AFGSP#V0?
R5F104AFGSP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AFGSP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AFGSP#V0?
For technical support, including R5F104AFGSP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AFGSP#V0 requirements.
6.How does Aetrix verify that R5F104AFGSP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104AFGSP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AFGSP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104AFGSP#V0?
All R5F104AFGSP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AFGSP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AFGSP#V0 part is unused and in its original packaging.
Return procedure for R5F104AFGSP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AFGSP#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
