My Inquiry
My Account
Renesas R5F104AGASP#30
- Part No.:
- R5F104AGASP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AGASP#30.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 30LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AGASP#30 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +85°C (A-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 16-bit TAU timers, 10-bit ADC (16 channels), UART/SPI/I²C interfaces, and real-time clock.
For engineers reviewing the R5F104AGASP#30 datasheet, R5F104AGASP#30 pinout, R5F104AGASP#30 application, or R5F104AGASP#30 equivalent, this page provides verified technical context, package-accurate pin definitions, low-power design trade-offs, and validated alternative options for industrial control, sensor nodes, and battery-powered HMI systems.
Technical Context
The R5F104AGASP#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode), plus multiply/divide/accumulate instructions and 1 MB address space. It uses on-chip high-accuracy ±1.0% oscillator (selectable 1–64 MHz) and includes dedicated low-speed oscillator for watchdog timer operation.
Peripheral integration includes Data Transfer Controller (DTC) with chain transfer, Event Link Controller (ELC) linking 19–26 event sources to peripherals, background operation (BGO) for data flash rewriting, and hardware-based real-time output for D/A converter. Power management includes HALT/STOP/SNOOZE modes, on-chip POR and 14-level LVD with interrupt/reset selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 44 DMIPS @ 32 MHz |
| Memory | 96 KB code flash (1 KB block size), 12 KB RAM, 8 KB data flash (1M rewrite cycles, BGO support) |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (16 input channels, internal 1.45 V reference, temperature sensor); no D/A output channels |
| Timers & Clock | 16-bit Timer Array Unit (TAU) with 8 channels; 12-bit interval timer; calendar RTC (99-year, alarm, correction) |
| Communication | 3 UART/LIN channels; 3–8 CSI (SPI-compatible) channels; 4–10 I²C/simplified I²C channels |
| Operating Range | 1.6–5.5 V supply; -40 to +85°C ambient (A-grade consumer/industrial qualification) |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65 mm pitch), surface-mount, JEDEC MS-012AC compliant. Requires 0.47–1 µF capacitor between REGC and VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | ANI17/TI00/TxD1/TRGCLKA | 10-bit ADC input 17, timer input 00, UART0 transmit, trace clock A - multiplexed analog/digital/timer/communication function |
| P01 | ANI16/TO00/RxD1/TRGCLKB | 10-bit ADC input 16, timer output 00, UART1 receive, trace clock B - supports mixed-signal timing-critical I/O |
| P10–P17 | SPI/I²C/UART/Timer I/O group | Configurable serial interface pins (SCK11/SDA11/SO20/etc.) and timer I/O (TI01/TO02) with peripheral I/O redirection register support |
| P20–P23 | ANI0–ANI3/AVREFP/AVREFM/ANO0/ANO1 | Analog input 0–3 with dedicated AVREFP/AVREFM references; ANO0/ANO1 selectable as analog outputs |
| P30–P31 | INTP3/SCK00/SCL00/TRJO0, TI03/TO03/INTP4/PCLBUZ0 | Interrupt inputs, I²C master clock/data, trace JTAG output, buzzer timer output - enables compact debug-capable designs |
| P50–P51 | INTP1/SI00/RxD0/TOOLRxD/SDA00/TRGIOA, INTP2/SO00/TxD0/TOOLTxD/TRGIOB | Dual-purpose UART0 I/O with tool interface (TOOLRxD/TOOLTxD) and I²C slave capability - simplifies programming and debug connectivity |
| P121–P122 | X1/X2/EXCLK | Crystal oscillator inputs (32.768 kHz or higher) or external clock source - enables precise RTC and system clocking |
| RESET, REGC, VDD, VSS | Reset control, regulator capacitor, power supply | Asynchronous reset pin; REGC requires external 0.47–1 µF decoupling; VDD/VSS define 1.6–5.5 V operational range |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA retention current with RTC and LVD active - enables multi-year battery life in metering and sensor applications |
| Self-programmable flash | Boot swapping and flash shield window protection enable secure firmware updates without external programmer |
| Background data flash rewrite | BGO allows full CPU execution from code flash while rewriting data flash - eliminates latency in logging or calibration tasks |
| Hardware event linking (ELC) | Direct peripheral-to-peripheral triggering without CPU intervention - reduces ISR overhead and improves real-time response |
| On-chip voltage detector (LVD) | 14 programmable threshold levels with interrupt or reset output - ensures deterministic brown-out recovery in variable-supply environments |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Compact BLDC motor driver with integrated current sensing, commutation logic, and fault reporting via UART. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via TAU timers, and monitoring overcurrent via ADC channels. Use Value: 96 KB flash accommodates motor control library and safety routines; 0.60 μA STOP mode enables rapid wake-on-fault response. |
Use Scenario: Battery-powered environmental sensor node measuring temperature, humidity, and CO₂ with periodic wireless upload. IC Role / Device Role / Timing Role: System orchestrator reading sensors via ADC, managing RTC-triggered sampling, and driving UART/SCI for data transmission. Use Value: 66 μA/MHz active current extends battery life; BGO allows sensor calibration data storage during measurement cycles. |
| Home Appliance HMI | Energy Metering Interface |
|
Use Scenario: Touchless control panel for washing machine with LED indicators, buzzer feedback, and button debounce. IC Role / Device Role / Timing Role: Dedicated HMI processor handling capacitive touch scanning, PCLBUZ-driven audio alerts, and SPI-driven display updates. Use Value: Integrated PCLBUZ0/1 timers eliminate external audio drivers; 30-pin LSSOP fits tight front-panel PCB layouts. |
Use Scenario: Secondary MCU in electricity meter performing tariff switching, tamper detection, and secure data logging. IC Role / Device Role / Timing Role: Secure data handler using flash shield window to protect tariff tables and executing LVD-triggered tamper interrupts. Use Value: 8 KB data flash with 1M rewrite cycles stores 10+ years of billing logs; ±1.0% oscillator accuracy meets IEC 62053 metrology requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BGASP#30 | 128 KB flash, 16 KB RAM, same 30-pin LSSOP package and peripheral set | Supports larger firmware images (e.g., BLE stack + application) without layout change | Select when future firmware expansion or dual-bank OTA updates are required |
| R5F104AEASP#30 | 48 KB flash, 5.5 KB RAM, identical package and core architecture | Lower memory footprint suits simpler control tasks (e.g., basic timer-based sequencers) | Select for cost-sensitive, low-complexity designs where 96 KB is unnecessary |
Compared with R5F104BGASP#30, the R5F104AGASP#30 trades 32 KB flash and 4 KB RAM for lower unit cost and power in memory-constrained deployments; versus R5F104AEASP#30, it doubles flash and more than doubles RAM to accommodate RTOS-based sensor fusion or protocol stacks.
Availability
R5F104AGASP#30 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance HMI, and energy metering interfaces requiring stable component supply across long-lifecycle production programs.
Supply support for R5F104AGASP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets general-purpose embedded applications demanding ultra-low power, robust peripheral integration, and scalable memory - optimized for cost-sensitive industrial and consumer devices requiring long battery life and reliable operation.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104AGASP#30?
The R5F104AGASP#30 operates up to 32 MHz using its on-chip high-speed oscillator, delivering 44 DMIPS of processing performance. Its minimum instruction execution time is 0.03125 µs at 32 MHz, and it supports configurable clock scaling down to 32.768 kHz for ultra-low-power RTC operation. This frequency flexibility is implemented entirely within the RL78 CPU core without external components.
Does the R5F104AGASP#30 include a hardware real-time clock (RTC) with calendar functionality?
Yes, the R5F104AGASP#30 integrates a full-featured RTC with calendar support for 99 years, alarm interrupt capability, and clock correction function. It operates independently in STOP mode with only 0.60 μA current draw when powered by VDD, using either the 32.768 kHz crystal (X1/X2) or the subsystem clock. This RTC is validated in the RL78/G14 datasheet Section 1.1 under "Timer" features.
How many analog input channels does the R5F104AGASP#30 support, and what is the ADC resolution?
The R5F104AGASP#30 features a 10-bit successive-approximation ADC with up to 16 analog input channels (ANI0–ANI18, excluding reserved pins). It includes internal 1.45 V reference voltage and an integrated temperature sensor. The ADC operates across the full 1.6–5.5 V supply range, and channel selection is managed via the ADCSR and ADM0 registers per the RL78/G14 hardware manual.
Is the R5F104AGASP#30 pin-compatible with other RL78/G14 variants in the 30-pin LSSOP package?
Yes, all RL78/G14 30-pin LSSOP variants-including R5F104AAASP#30 through R5F104AGASP#30-share identical pin count, pitch (0.65 mm), mechanical outline, and pin functions. Differences are limited to memory size and factory-programmed options; no PCB redesign is needed when upgrading within this package group.
What debug and programming interfaces are supported by the R5F104AGASP#30?
The R5F104AGASP#30 supports on-chip debugging via the single-wire SWD interface using pins P40 (TOOL0) and P50/P51 (TOOLRxD/TOOLTxD). It also enables flash programming through the built-in bootloader using UART0 or CSI, with no external debugger required. These capabilities are documented in the RL78/G14 User's Manual Hardware and the Flash Self-Programming Library specification.
R5F104AGASP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AGASP#30 FAQ
1.How can I place an order for R5F104AGASP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AGASP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AGASP#30 reliable?
The price and inventory of R5F104AGASP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AGASP#30 is usually 5 days.
3.What payment methods are accepted for R5F104AGASP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AGASP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AGASP#30?
R5F104AGASP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AGASP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AGASP#30?
For technical support, including R5F104AGASP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AGASP#30 requirements.
6.How does Aetrix verify that R5F104AGASP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104AGASP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AGASP#30 meets industry standards.
7.What is the process for return or replacement of R5F104AGASP#30?
All R5F104AGASP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AGASP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AGASP#30 part is unused and in its original packaging.
Return procedure for R5F104AGASP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AGASP#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
