My Inquiry
My Account
Renesas R5F104AGGSP#30
- Part No.:
- R5F104AGGSP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 30-LSSOP (0.240", 6.10mm Width)
- Datasheet:
-
R5F104AGGSP#30.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 30LSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:954
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104AGGSP#30 from Renesas is a 30-pin LSSOP-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and industrial-grade temperature support (−40°C to +105°C). It delivers 44 DMIPS at 32 MHz, operates from 1.6–5.5 V, and features ultra-low-power modes (66 μA/MHz active, 0.60 μA RTC+LVD), integrated 10-bit ADC (16 channels), UART/SPI/I²C interfaces, and real-time clock - deployed in motor control and sensor-based industrial edge nodes.
For engineers reviewing the R5F104AGGSP#30 datasheet, R5F104AGGSP#30 pinout, R5F104AGGSP#30 application, or R5F104AGGSP#30 equivalent, key selection criteria include its 30-pin LSSOP package, −40°C to +105°C industrial rating, 96 KB code flash with data flash shield, on-chip debug support, and compatibility with Renesas' RL78 toolchain and E2 studio IDE.
Technical Context
The R5F104AGGSP#30 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a 12-bit interval timer, calendar RTC with alarm/correction, and Event Link Controller (ELC) for hardware-triggered peripheral chaining without CPU intervention.
Its power management includes HALT/STOP/SNOOZE modes, on-chip POR and 14-level LVD, and dual-voltage operation enabling direct interface with 1.8/2.5/3.0 V peripherals. The DTC supports block/repeat transfer and chain transfer, while the A/D converter offers internal 1.45 V reference and temperature sensor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock | 32 MHz (44 DMIPS); high-speed on-chip oscillator ±1.0% accuracy over −20 to +85°C |
| Memory | 96 KB code flash (1 KB blocks), 12 KB RAM, 8 KB data flash with background operation (BGO) |
| ADC | 10-bit resolution, 16 analog input channels, internal 1.45 V reference, and on-chip temperature sensor |
| Timers | 12-channel 16-bit TAU, 1-channel 12-bit interval timer, calendar RTC (99-year), watchdog timer |
| I/O & Interfaces | 26 I/O pins (including N-ch open-drain), 3× UART/LIN, 3–8× CSI (SPI-compatible), 4–10× I²C, 1× SSI |
| Power | 1.6–5.5 V supply; 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD enabled |
Pinout & Package
Package: 30-pin plastic LSSOP (7.62 mm, 0.65 mm pitch), industrial-grade (G-suffix), footprint compatible with JEDEC MS-012AC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; 16-bit timer input; trace clock A; supports 1.8/2.5/3.0 V level-shifted interface |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; 16-bit timer output; trace clock B; TTL input buffer and pull-up resistor configurable |
| P10–P17 | SPI/I²C/UART/Timer I/O group | Multi-function pins supporting CSI (SPI), I²C, UART, and timer capture/compare with peripheral I/O redirection |
| P20–P23 | ANI0–ANI3 / AVREFP / AVREFM / ANO0 | Analog inputs with dedicated reference voltage pins; supports differential ADC measurements and analog output |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; accepts external debounced signal or manual push-button |
| VDD / VSS | Power supply / ground | Dual power domains: VDD powers digital/analog circuits; REGC capacitor (0.47–1 µF) required between REGC and VSS |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.60 μA STOP mode with RTC + LVD active enables battery-powered operation >10 years on coin cell |
| Data flash BGO | Background rewriting allows full program execution during data logging or firmware updates without interruption |
| Event Link Controller (ELC) | Hardware event chaining eliminates CPU polling/interrupt latency for time-critical sensor-to-PWM workflows |
| On-chip debug & self-programming | Firmware updates via on-chip bootloader with flash shield window and boot swapping for safe field upgrades |
| Multi-voltage I/O | Direct interface with 1.8 V, 2.5 V, and 3.0 V peripherals without external level shifters reduces BOM cost and board area |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Closed-loop BLDC motor drive in HVAC blowers with thermal monitoring and fault protection. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, sampling current/voltage via 10-bit ADC, generating PWM via TAU, and managing LIN communication. Use Value: 44 DMIPS compute headroom handles real-time FOC math; 0.60 μA STOP mode extends runtime during standby; 14-level LVD ensures robust overvoltage/undervoltage shutdown. |
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and CO₂ with wireless upload. IC Role / Device Role / Timing Role: System-on-chip integrating ADC, RTC, UART for sensor interface, and low-power sleep scheduling. Use Value: 66 μA/MHz active current and BGO enable continuous sensor logging; on-chip temperature sensor calibrates external sensors; 96 KB flash stores firmware + calibration tables. |
| Energy Metering Interface | PLC I/O Module |
|
Use Scenario: Pulse-counting and tariff-switching interface in residential smart meters with tamper detection. IC Role / Device Role / Timing Role: Dedicated metering companion handling opto-isolated pulse inputs, RTC-based billing windows, and secure data flash storage. Use Value: Calendar RTC with alarm triggers tariff changes; 8 KB data flash retains 10+ years of usage logs; LVD interrupt flags supply anomalies for anti-tamper reporting. |
Use Scenario: DIN-rail mounted digital input module converting 24 V DC field signals to Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Isolation-aware signal conditioner with GPIO debouncing, UART framing, and error-checking logic. Use Value: N-ch open-drain I/O withstands 6 V transients; ELC links input edges directly to UART TX start for deterministic response; 30-pin LSSOP fits compact industrial PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BGGSP#30 | 128 KB flash, 16 KB RAM, same 30-pin LSSOP package and G-temp grade | Supports larger firmware images and more complex protocol stacks (e.g., full Modbus TCP offload) | Select when firmware size exceeds 96 KB or additional RAM is needed for buffering |
| R5F104EGGSP#30 | 48 KB flash, 5.5 KB RAM, identical package and temperature range | Targeted for cost-sensitive, function-limited designs (e.g., single-sensor presence detector) | Choose for minimal BOM cost where feature set fits within 48 KB code and 5.5 KB RAM |
Compared with R5F104BGGSP#30 and R5F104EGGSP#30, the R5F104AGGSP#30 provides optimal balance of memory (96 KB flash/12 KB RAM), ultra-low-power capability, and industrial temperature tolerance - making it ideal for mid-complexity edge nodes requiring long battery life and field reliability without over-provisioning.
Availability
R5F104AGGSP#30 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, energy metering interfaces, and PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F104AGGSP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications - designed to replace legacy 8-bit MCUs while delivering 16-bit performance, integrated analog, and robust industrial qualification.
FAQ
What is the operating temperature range for the R5F104AGGSP#30?
The R5F104AGGSP#30 is rated for industrial operation from −40°C to +105°C, confirmed by Renesas' G-suffix designation and validated across all electrical specifications in this range per R01DS0053EJ0370 Rev. 3.70.
Does the R5F104AGGSP#30 support in-system programming via standard interfaces?
Yes, the R5F104AGGSP#30 supports on-chip debug and self-programming via the built-in FINE interface using Renesas' E2 emulator or compatible debug probes - no external programmer hardware is required for firmware updates.
How many analog input channels does the R5F104AGGSP#30 provide?
The R5F104AGGSP#30 provides 16 analog input channels (ANI0–ANI18, excluding reserved pins), with 10-bit resolution, internal 1.45 V reference, and integrated temperature sensor - all usable simultaneously under VDD = 1.6–5.5 V conditions.
Is the R5F104AGGSP#30 pin-compatible with other RL78/G14 variants in 30-pin LSSOP?
Yes, all RL78/G14 30-pin LSSOP variants including R5F104AGGSP#30 share identical pinout and package dimensions (PLSP0030JB-B), enabling drop-in replacement across memory configurations without PCB redesign.
What low-power modes are available on the R5F104AGGSP#30 and their typical current draw?
The R5F104AGGSP#30 supports HALT (1.2 μA), STOP (0.60 μA with RTC + LVD), and SNOOZE modes. Current values are measured at VDD = 3.0 V, TA = 25°C per datasheet Section 23.3 - actual consumption scales linearly with VDD and varies ±15% across temperature.
R5F104AGGSP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 30-LSSOP (0.240", 6.10mm Width)
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 21
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104AGGSP#30 FAQ
1.How can I place an order for R5F104AGGSP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104AGGSP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104AGGSP#30 reliable?
The price and inventory of R5F104AGGSP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104AGGSP#30 is usually 5 days.
3.What payment methods are accepted for R5F104AGGSP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104AGGSP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104AGGSP#30?
R5F104AGGSP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104AGGSP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104AGGSP#30?
For technical support, including R5F104AGGSP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104AGGSP#30 requirements.
6.How does Aetrix verify that R5F104AGGSP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104AGGSP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104AGGSP#30 meets industry standards.
7.What is the process for return or replacement of R5F104AGGSP#30?
All R5F104AGGSP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104AGGSP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104AGGSP#30 part is unused and in its original packaging.
Return procedure for R5F104AGGSP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104AGGSP#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
