Renesas R5F104BAANA#U0
- Part No.:
- R5F104BAANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BAANA#U0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 32HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,216
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BAANA#U0 from Renesas is a 32-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 16 KB flash, 2.5 KB RAM, and ultra-low-power operation (66 μA/MHz active, 0.60 μA RTC+LVD). It integrates an RL78 CPU core, 10-bit ADC (8 channels), UART/SPI/I²C interfaces, and real-time clock-targeting battery-powered sensor nodes and industrial control panels.
For engineers reviewing the R5F104BAANA#U0 datasheet, R5F104BAANA#U0 pinout, R5F104BAANA#U0 application, or R5F104BAANA#U0 equivalent, key selection criteria include its 32-pin 5×5 mm HWQFN package, -40°C to +85°C A-grade temperature range, 1.6–5.5 V supply, and support for SNOOZE mode power management in energy-constrained embedded designs.
Technical Context
The R5F104BAANA#U0 implements the RL78 CISC CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It features on-chip high-accuracy oscillator (±1.0% over -20 to +85°C) and dual-clock domain architecture enabling independent subsystem clocking for RTC and low-power peripherals.
Its peripheral set includes Timer Array Unit (TAU) with up to 8 channels, 1-channel 12-bit interval timer, 1-channel real-time clock with calendar and alarm, and Event Link Controller (ELC) for hardware-triggered peripheral chaining-enabling deterministic timing without CPU intervention in motor control and metering applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and multiply/divide/accumulate instructions |
| Flash Memory | 16 KB code flash with 1 KB block size, self-programming, and flash shield window security |
| RAM | 2.5 KB on-chip RAM, including dedicated areas for flash library operation |
| ADC | 10-bit resolution, 8 analog input channels, internal 1.45 V reference and temperature sensor |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD enabled |
| Operating Voltage | 1.6 V to 5.5 V single-supply operation, supporting direct interface with 1.8/2.5/3.3 V peripherals |
| Temperature Range | -40°C to +85°C (A-grade consumer/industrial applications) |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock input; supports asynchronous serial communication and event timing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive and timer output; enables full-duplex UART with hardware flow control capability |
| P10–P17 | SPI/I²C/UART peripheral I/O | Configurable multi-function pins for CSI (SPI-compatible), I²C, and UART channels-reducing external level-shifter requirements |
| P20–P23 | ANI0–ANI3 / AVREFP/AVREFM / ANO0/ANO1 | Analog input channels with differential reference support; ANO0/ANO1 enable analog comparator outputs for threshold detection |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 | Real-time clock interrupt output and general-purpose timer I/O-critical for time-stamped sensor sampling and wake-up events |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external RC or supervisor IC reset circuits |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF capacitor to VSS for stable internal voltage regulator operation |
| VDD / VSS | Power supply / Ground | Single 1.6–5.5 V supply; VSS connects to exposed die pad for thermal and noise performance |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Enables UART/SPI reception and ADC conversion while CPU remains halted-reducing average system power by >90% in polling-based sensor readouts |
| Event Link Controller (ELC) | Hardware-peripheral linking eliminates CPU overhead for timer-triggered ADC sampling or PWM updates-improving real-time determinism |
| On-chip data flash | 4 KB data flash with background operation (BGO) allows firmware parameter storage and field updates without halting program execution |
| High-accuracy on-chip oscillator | ±1.0% frequency stability across 1.8–5.5 V and -20 to +85°C-eliminates need for external crystal in cost-sensitive applications |
| Dual-voltage I/O capability | Supports direct interface with 1.8 V, 2.5 V, and 3.3 V logic without external level shifters-simplifying mixed-voltage board design |
Applications
| Smart Energy Meters | Industrial Sensor Nodes |
|---|---|
Use Scenario: Battery-powered electricity meters performing periodic voltage/current sampling and wireless data upload. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing RTC-based billing intervals, and coordinating LoRaWAN transmission windows. Use Value: 0.60 μA STOP mode extends 10-year battery life; integrated 10-bit ADC eliminates external signal conditioning for basic accuracy classes. | Use Scenario: Wireless vibration/temperature sensors deployed in factory machinery with 6-month maintenance cycles. IC Role / Device Role / Timing Role: Low-power acquisition node triggering ADC reads on timer interrupt, processing FFT coefficients, and waking radio only on anomaly detection. Use Value: SNOOZE mode enables SPI-triggered ADC conversion during CPU halt-cutting active time per measurement cycle by 75%. |
| Home Appliance Control Panels | Medical Wearable Monitors |
Use Scenario: Touch-enabled microwave oven UI with real-time cooking timer, safety interlock monitoring, and buzzer feedback. IC Role / Device Role / Timing Role: System-on-chip handling capacitive touch sensing, PWM-controlled buzzer, RTC-based countdown, and appliance state machine. Use Value: On-chip PCLBUZ peripherals drive piezo buzzers directly; 16 KB flash accommodates touch firmware and safety-certified bootloader. | Use Scenario: Disposable ECG patch recording heart rate and transmitting alerts via BLE when arrhythmia detected. IC Role / Device Role / Timing Role: Signal acquisition MCU performing 125 Hz ADC sampling, digital filtering, and BLE packet preparation under strict power budget. Use Value: 66 μA/MHz active current enables >72-hour runtime on CR2032; integrated LVD prevents brown-out data corruption during battery depletion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BCANA#U0 | Same package and pinout; 32 KB flash, 5.5 KB RAM-adds firmware update partitioning and larger buffer space | Better suited for OTA-capable devices requiring dual-bank boot swapping | Select when future firmware expansion or secure bootloader implementation is required |
| R5F104BDANA#U0 | Same package and pinout; 48 KB flash, 4 KB RAM-includes additional UART channel and extended timer resources | Enables simultaneous RS-485 master/slave communication and multi-zone thermal control | Choose for systems needing ≥3 UARTs or concurrent PWM/ADC timing precision |
Compared with R5F104BAANA#U0, R5F104BCANA#U0 provides headroom for feature-rich firmware updates, while R5F104BDANA#U0 delivers extra peripheral concurrency-both retain identical low-power behavior and A-grade temperature rating for drop-in compatibility in layout-constrained designs.
Availability
R5F104BAANA#U0 is available at Aetrix Electronics and suitable for smart energy meters, industrial sensor nodes, and home appliance control panels requiring stable component supply across production lifecycles.
Supply support for R5F104BAANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power embedded control with integrated analog peripherals and flexible clocking-designed specifically for cost-sensitive, battery-operated, and thermally constrained applications in consumer and industrial equipment.
FAQ
What is the maximum operating frequency of the R5F104BAANA#U0?
The R5F104BAANA#U0 supports up to 32 MHz operation using the high-speed on-chip oscillator. Its minimum instruction execution time is 0.03125 μs at this frequency, and it also supports ultra-low-speed operation down to 32.768 kHz for RTC and low-power modes. The oscillator accuracy is ±1.0% across 1.8–5.5 V and -20 to +85°C, eliminating need for external crystals in many applications. This specification applies directly to the R5F104BAANA#U0 variant.
Does the R5F104BAANA#U0 include a hardware debug interface?
Yes, the R5F104BAANA#U0 includes an on-chip debug function compliant with Renesas E1/E20 emulators. It supports full-speed debugging, flash programming, and real-time trace via the TOOL0/TOOLRxD/TOOLTxD pins (P40, P50, P51). No external debug probe components are required-debug access is enabled by default and secured via flash lock bits. This capability is confirmed for the R5F104BAANA#U0 in the RL78/G14 datasheet Rev. 3.40.
How many analog input channels does the R5F104BAANA#U0 support?
The R5F104BAANA#U0 supports 8 analog input channels (ANI0–ANI7) with 10-bit resolution and programmable sampling time. It includes internal reference voltage (1.45 V) and an integrated temperature sensor for calibration. Channel mapping is fixed per pin assignment-e.g., ANI0 on P20, ANI1 on P21-and no external multiplexer is needed for basic 8-channel acquisition. This configuration is explicitly defined for the R5F104BAANA#U0 in the RL78/G14 family datasheet.
Is the R5F104BAANA#U0 pin-compatible with other RL78/G14 variants in 32-pin HWQFN?
Yes, all RL78/G14 32-pin HWQFN variants-including R5F104BAANA#U0, R5F104BCANA#U0, and R5F104BDANA#U0-share identical pin count, pitch (0.5 mm), footprint (5 × 5 mm), and pin function mapping. Differences are limited to flash/RAM capacity and peripheral enablement flags in firmware; no PCB redesign is required when upgrading within this package group. This pin-compatibility is guaranteed by Renesas' package standardization across the R5F104xANA series.
What power modes does the R5F104BAANA#U0 support for ultra-low-power operation?
The R5F104BAANA#U0 supports HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it draws 0.60 μA; in active mode at 32 MHz, it consumes 66 μA/MHz. SNOOZE mode allows selected peripherals (e.g., UART, ADC) to operate while CPU sleeps-enabling event-driven wake-up without continuous polling. These modes are implemented in silicon and verified for the R5F104BAANA#U0 in the RL78/G14 datasheet Section 1.1.
R5F104BAANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BAANA#U0 FAQ
1.How can I place an order for R5F104BAANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BAANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BAANA#U0 reliable?
The price and inventory of R5F104BAANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BAANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104BAANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BAANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BAANA#U0?
R5F104BAANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BAANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BAANA#U0?
For technical support, including R5F104BAANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BAANA#U0 requirements.
6.How does Aetrix verify that R5F104BAANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104BAANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BAANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104BAANA#U0?
All R5F104BAANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BAANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BAANA#U0 part is unused and in its original packaging.
Return procedure for R5F104BAANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BAANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

