Renesas R5F104BAGFP#V0
- Part No.:
- R5F104BAGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BAGFP#V0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BAGFP#V0 from Renesas is a 32-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 32-pin LQFP-0.8 mm package, operating from 1.6–5.5 V at -40 to +105°C (industrial grade G). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates UART, I²C, SPI, 12-bit ADC (16 channels), RTC, and hardware DTC/ELC for sensor and control applications in industrial automation.
For engineers reviewing the R5F104BAGFP#V0 datasheet, R5F104BAGFP#V0 pinout, R5F104BAGFP#V0 application, or R5F104BAGFP#V0 equivalent, key selection criteria include its industrial temperature rating (−40°C to +105°C), integrated data flash (8 KB), real-time clock with calendar, and support for LIN-bus via UART - all confirmed for this exact variant.
Technical Context
The R5F104BAGFP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed oscillator) to 30.5 μs (32.768 kHz subsystem clock). Its event-driven architecture uses the Event Link Controller (ELC) to directly route 19–26 peripheral event signals without CPU intervention.
Power management includes HALT, STOP, and SNOOZE modes, plus on-chip POR and 14-level LVD with selectable interrupt/reset behavior. The Data Transfer Controller (DTC) supports normal, repeat, and block transfer modes triggered by interrupts, including chain transfer for efficient peripheral-to-memory movement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 32-bit CISC with 3-stage pipeline; enables deterministic timing and low-power mixed-signal control. |
| Max Operating Frequency | 32 MHz; delivers 44 DMIPS performance suitable for real-time motor control and protocol stacks. |
| Flash Memory | 96 KB code flash + 8 KB data flash; supports background operation (BGO) and 1M rewrite cycles for firmware updates and logging. |
| RAM Size | 12 KB on-chip RAM; sufficient for RTOS, communication buffers, and sensor fusion algorithms. |
| Supply Voltage Range | 1.6 V to 5.5 V; allows direct interface with 1.8 V, 3.3 V, and 5 V peripherals without level shifters. |
| Operating Temperature | −40°C to +105°C (G-grade); qualified for industrial motor drives, HVAC controllers, and factory I/O modules. |
| ADC Resolution & Channels | 10-bit SAR ADC with 16 analog inputs; supports simultaneous sampling of multiple sensors in closed-loop systems. |
| Low-Power Modes | 0.60 μA in STOP mode with RTC + LVD active; enables multi-year battery life in wireless sensor nodes. |
Pinout & Package
Package: 32-pin LQFP (7 × 7 mm, 0.8 mm pitch), JEDEC standard PLQP0032GB-A, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit for debug or host interface; also serves as timer input and trace clock source. |
| P01 | RxD1 / TO00 / TRGCLKB | UART receive with timer output capability; supports asynchronous serial communication and pulse generation. |
| P10–P17 | CSI/SPI/I²C/UART/ELC-peripheral multiplexed I/O | Configurable serial interfaces with ELC-triggered transfers; eliminates CPU polling overhead in sensor networks. |
| P30–P31 | INTP3/RTC1HZ, INTP4/TI03/TO03 | Dedicated real-time clock output and general-purpose timer I/O; enables precise time-stamping and PWM generation. |
| P50–P51 | RxD0/TxD0 / TOOLRxD/TOOLTxD | On-chip debug UART channel; provides non-intrusive firmware update and diagnostic logging during field operation. |
| RESET | Active-low reset input | Accepts external reset signal or internal POR/LVD assertion; ensures reliable startup under brown-out conditions. |
| VDD / VSS | Power supply and ground | Single 1.6–5.5 V supply simplifies power design; dual VSS pins reduce noise coupling in mixed-signal operation. |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF capacitor to VSS for stable internal voltage regulation and low-noise ADC operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA with RTC + LVD active - enables decade-scale battery life in remote monitoring devices. |
| Data Flash BGO | Execute code from main flash while rewriting 8 KB data flash - supports seamless firmware updates and data logging. |
| Hardware ELC | Direct peripheral-to-peripheral event linking (e.g., ADC end-of-conversion → DMA trigger) - eliminates CPU latency in real-time control loops. |
| Integrated LIN support | UART channel with LIN bus physical layer compliance - reduces component count in automotive body electronics and industrial sub-networks. |
| 10-bit 16-channel ADC | Internal 1.45 V reference and temperature sensor - enables self-calibrating sensor front-ends without external components. |
| On-chip debug interface | Fully functional single-wire debug (SWD) via P50/P51 - allows in-system programming and real-time trace without dedicated debug header. |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop speed and position control of BLDC motors in HVAC blowers and conveyor systems. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, driving gate drivers via PWM outputs, and managing CAN/LIN communication. Use Value: 44 DMIPS performance and hardware ELC enable <10 μs current loop response; 10-bit ADC resolves torque ripple below 0.5%. | Use Scenario: Battery-powered environmental sensor node measuring temperature, humidity, and CO₂ with wireless upload. IC Role / Device Role / Timing Role: System-on-chip managing sensor acquisition, data fusion, low-power scheduling, and BLE/Wi-Fi coexistence. Use Value: 0.60 μA STOP mode extends 2xAA battery life beyond 5 years; integrated RTC maintains accurate timestamping across sleep cycles. |
| Programmable Logic Controller (PLC) I/O Module | Industrial Power Supply Monitor |
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and Modbus RTU interface. IC Role / Device Role / Timing Role: Protocol handler and GPIO manager interfacing with optocouplers, relay drivers, and RS-485 transceivers. Use Value: 16-channel 10-bit ADC monitors analog sensor inputs; hardware DTC offloads Modbus CRC calculation from CPU. | Use Scenario: Real-time monitoring of AC/DC power supply health in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Analog front-end controller acquiring voltage/current/temperature, triggering fault shutdown via LVD, and logging events to data flash. Use Value: 14-level LVD provides programmable brown-out thresholds; 8 KB data flash stores 10,000+ fault records with timestamps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BCGFP#V0 | Same package and pinout; 128 KB flash, 16 KB RAM, identical peripherals and temperature grade. | Higher memory capacity supports larger protocol stacks (e.g., full TCP/IP) and dual-bank firmware updates. | Select when future firmware growth or secure boot requirements demand >96 KB flash. |
| R5F104BGAFP#V0 | Same 96 KB flash and 12 KB RAM; 32-pin HWQFN (5×5 mm, 0.5 mm pitch) instead of LQFP. | Smaller footprint suits space-constrained designs; requires different PCB layout and thermal pad handling. | Select for compact industrial modules where board area is critical and QFN assembly is supported. |
Compared with R5F104BAGFP#V0, R5F104BCGFP#V0 offers headroom for complex connectivity stacks without changing software architecture, while R5F104BGAFP#V0 reduces PCB area by 55% but requires requalification of thermal and ESD performance in the smaller package.
Availability
R5F104BAGFP#V0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, PLC I/O modules, and power supply monitors requiring stable component supply across extended product lifecycles.
Supply support for R5F104BAGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications - designed to replace legacy 8/16-bit MCUs with enhanced performance, integrated peripherals, and robust industrial qualification.
FAQ
What is the maximum operating frequency and core performance of the R5F104BAGFP#V0?
The R5F104BAGFP#V0 operates at up to 32 MHz using its high-speed on-chip oscillator and delivers 44 DMIPS of processing performance. This is achieved by the RL78 CPU core's 3-stage pipeline CISC architecture, which balances code density and execution speed for real-time embedded control tasks. The R5F104BAGFP#V0 maintains this performance across its full −40°C to +105°C industrial temperature range.
Does the R5F104BAGFP#V0 support LIN bus communication?
Yes, the R5F104BAGFP#V0 supports LIN bus communication through its UART peripheral, which includes LIN-mode functionality compliant with LIN 2.x specifications. This capability is confirmed for the R5F104BAGFP#V0 variant and enables direct integration into automotive body electronics and industrial sub-networks without external transceivers.
What are the memory resources available on the R5F104BAGFP#V0?
The R5F104BAGFP#V0 integrates 96 KB of code flash memory, 8 KB of data flash memory, and 12 KB of on-chip RAM. The data flash supports background operation (BGO), allowing program execution from main flash while rewriting data flash - essential for firmware updates and non-volatile data logging in field-deployed equipment.
What low-power modes does the R5F104BAGFP#V0 support, and what is its lowest current draw?
The R5F104BAGFP#V0 supports HALT, STOP, and SNOOZE modes. In STOP mode with only the real-time clock (RTC) and low-voltage detector (LVD) active, it draws just 0.60 μA - verified at VDD = 1.8–5.5 V and TA = −40°C to +105°C. This enables multi-year battery operation in wireless sensor and metering applications.
Is the R5F104BAGFP#V0 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104BAGFP#V0 is pin-compatible with all other RL78/G14 variants in the 32-pin LQFP-0.8 mm package (e.g., R5F104BCGFP#V0, R5F104BDGFP#V0), sharing identical pin configuration, electrical characteristics, and peripheral mapping. This allows memory-size-based scalability without PCB redesign.
R5F104BAGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BAGFP#V0 FAQ
1.How can I place an order for R5F104BAGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BAGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BAGFP#V0 reliable?
The price and inventory of R5F104BAGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BAGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104BAGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BAGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BAGFP#V0?
R5F104BAGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BAGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BAGFP#V0?
For technical support, including R5F104BAGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BAGFP#V0 requirements.
6.How does Aetrix verify that R5F104BAGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104BAGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BAGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104BAGFP#V0?
All R5F104BAGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BAGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BAGFP#V0 part is unused and in its original packaging.
Return procedure for R5F104BAGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BAGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

