Renesas R5F104BAGNA#U0
- Part No.:
- R5F104BAGNA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BAGNA#U0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 32HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,498
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BAGNA#U0 from Renesas Electronics is a 32-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and industrial-grade operation up to +105°C. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates UART, I²C, SPI, 16-bit timers, 10-bit ADC (16 channels), and on-chip debug.
For engineers reviewing the R5F104BAGNA#U0 datasheet, R5F104BAGNA#U0 pinout, R5F104BAGNA#U0 application, or R5F104BAGNA#U0 equivalent, this page provides verified technical context, package mapping, real-world use cases, and validated alternative options for industrial control, sensor nodes, and battery-powered embedded systems.
Technical Context
The R5F104BAGNA#U0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs min @ 32 MHz to 30.5 μs @ 32.768 kHz). It supports multiply/divide/accumulate instructions and operates across a 1.6–5.5 V supply range.
It integrates dual clock domains: high-accuracy on-chip oscillator (±1.0% over –40 to +85°C) with selectable frequencies from 1–64 MHz, plus dedicated low-speed oscillator for watchdog and RTC. Peripheral functions-including DTC, ELC, BGO-capable data flash (8 KB), and 19–26 event-linked peripherals-are enabled via register configuration without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS for deterministic real-time control loops |
| Flash Memory | 96 KB code flash - supports block erase, security lock, and boot swap for robust firmware updates |
| Data Flash | 8 KB - enables background rewriting (BGO) while executing from program memory |
| RAM | 12 KB on-chip SRAM - sufficient for RTOS stacks, communication buffers, and sensor data processing |
| ADC | 10-bit resolution, 16-channel SAR ADC - includes internal 1.45 V reference and temperature sensor |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD - extends battery life in always-on sensing |
| Operating Temperature | –40°C to +105°C - qualified for industrial motor drives, HVAC controllers, and factory automation |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5 mm pitch), exposed die pad (recommended to connect to VSS), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trace clock - enables debug and serial comms on single pin |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; trace clock - supports full-duplex comms and timing capture |
| P10–P17 | CSI/SPI/I²C/UART/Timer I/O | Multiplexed serial interfaces and timer channels - allows flexible peripheral assignment via PIOR registers |
| P20–P23 | ANI0–ANI3 / AVREFP/AVREFM / ANO0/ANO1 | Analog inputs with differential reference support - enables precision sensor signal acquisition |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 / PCLBUZ0 | Real-time clock interrupt output and buzzer/timer I/O - supports time-stamped events and audible feedback |
| P50–P51 | RxD0/TxD0 / SO00/SI00 / TOOLRxD/TOOLTxD | Dedicated debug UART and serial comms - simplifies programming and field diagnostics |
| RESET | Active-low reset input | Asynchronous hardware reset with internal POR/LVD - ensures reliable startup under voltage transients |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF capacitor to VSS - stabilizes internal voltage regulator for low-noise analog operation |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode with peripheral wakeup | Enables low-power background operation while retaining UART, ADC, or RTC activity - reduces average system current |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events - eliminates CPU polling and ISR latency for time-critical triggers |
| Data Transfer Controller (DTC) | Hardware-accelerated memory transfers triggered by interrupts - offloads DMA-like tasks without CPU cycles |
| On-chip data flash with BGO | 8 KB nonvolatile storage updated during runtime - supports logging, calibration storage, and firmware parameter retention |
| High-accuracy on-chip oscillator | ±1.0% tolerance (1.8–5.5 V, –20 to +85°C) - eliminates external crystal for cost-sensitive applications requiring <1% timing accuracy |
| Integrated LVD with 14-level selection | Configurable voltage detection with interrupt/reset options - enables graceful shutdown or brown-out recovery in wide-input systems |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Closed-loop speed regulation of BLDC fans in HVAC systems with thermal monitoring and fault reporting. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, sampling current/voltage via 10-bit ADC, generating PWM via TAU timers, and communicating status via UART/I²C. Use Value: 44 DMIPS and 12 KB RAM support real-time motor control math; 0.60 μA STOP mode enables energy-efficient standby between measurement cycles. |
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and CO₂ with wireless upload every 5 minutes. IC Role / Device Role / Timing Role: System orchestrator managing sensor I²C reads, ADC conversions, RTC-triggered wakeups, and UART-to-Bluetooth bridge. Use Value: 66 μA/MHz active current and BGO data flash allow firmware-updatable calibration tables without interrupting sensor acquisition. |
| Programmable Logic Controller (PLC) I/O Module | Home Appliance Control Panel |
|
Use Scenario: DIN-rail mounted digital I/O expansion module with opto-isolated inputs, relay drivers, and Modbus RTU interface. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler - processes Modbus commands, scans inputs via GPIO, and updates outputs using DTC-assisted transfers. Use Value: ELC-linked timer/ADC events enable deterministic 10 ms I/O scan cycles; 96 KB flash accommodates Modbus stack + application logic. |
Use Scenario: Touch-enabled microwave oven UI with buzzer feedback, LED dimming, and safety interlock monitoring. IC Role / Device Role / Timing Role: Human interface manager - drives buzzer (PCLBUZ), controls LED brightness (PWM), monitors door switch (INTP), and logs error codes to data flash. Use Value: Integrated PCLBUZ and SNOOZE mode reduce BOM count and extend battery backup life during standby; 105°C rating ensures reliability near cooking cavity heat. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BGANA#U0 | Same 32-pin HWQFN package, identical peripherals, but 128 KB flash and 16 KB RAM | Better suited for applications requiring larger firmware (e.g., BLE stack integration or advanced UI rendering) | Select when future firmware growth headroom or additional data logging capacity is required |
| R5F104BEANA#U0 | Same package and temperature grade, but 64 KB flash and 5.5 KB RAM; no data flash BGO support | Targeted at cost-optimized designs where firmware size is fixed and background data writes are unnecessary | Choose for simpler control-only applications with static code and minimal nonvolatile parameter storage |
Compared with R5F104BAGNA#U0, R5F104BGANA#U0 offers scalable memory for evolving feature sets, while R5F104BEANA#U0 reduces cost and power in resource-constrained implementations - both retain identical pinout, peripheral set, and industrial temperature qualification.
Availability
R5F104BAGNA#U0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, and programmable logic controller I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-qualified traceability.
Supply support for R5F104BAGNA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line delivers true low-power performance for general-purpose embedded applications, combining energy efficiency, rich peripheral integration, and industrial temperature resilience in compact packages.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BAGNA#U0?
The R5F104BAGNA#U0 operates at up to 32 MHz and delivers 44 DMIPS. This performance level is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set, enabling deterministic execution of real-time control algorithms and communication stacks without external acceleration.
Does the R5F104BAGNA#U0 include on-chip debug capability, and what interface does it use?
Yes, the R5F104BAGNA#U0 includes full on-chip debug functionality accessible via the dedicated TOOLRxD/TOOLTxD pins (P50/P51), supporting standard Renesas E1/E20 emulators. This eliminates the need for external debug probes and enables in-system programming and real-time trace during development and field servicing.
What are the key power-saving modes supported by the R5F104BAGNA#U0, and what is the lowest current draw achievable?
The R5F104BAGNA#U0 supports HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it draws just 0.60 μA - ideal for battery-backed applications requiring periodic wakeups without compromising longevity or timekeeping accuracy.
How much data flash memory does the R5F104BAGNA#U0 provide, and what is its endurance specification?
The R5F104BAGNA#U0 includes 8 KB of on-chip data flash memory rated for 1,000,000 write/erase cycles (typical) at VDD = 1.8–5.5 V. It supports background operation (BGO), allowing program execution from code flash while concurrently rewriting data flash - essential for firmware-updatable calibration and logging.
Is the R5F104BAGNA#U0 qualified for industrial temperature operation, and what is its specified range?
Yes, the R5F104BAGNA#U0 is qualified for industrial applications with an operating ambient temperature range of –40°C to +105°C (denoted by the 'G' suffix in the part number). This makes it suitable for deployment in harsh environments such as factory automation, motor drives, and outdoor infrastructure equipment.
What packaging and pin count does the R5F104BAGNA#U0 use, and is the exposed pad internally connected?
The R5F104BAGNA#U0 uses a 32-pin HWQFN package (5 × 5 mm, 0.5 mm pitch) with an exposed die pad. Renesas recommends connecting this pad to VSS for optimal thermal performance and noise immunity - it is not electrically isolated and serves as a thermal and ground path.
R5F104BAGNA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BAGNA#U0 FAQ
1.How can I place an order for R5F104BAGNA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BAGNA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BAGNA#U0 reliable?
The price and inventory of R5F104BAGNA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BAGNA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104BAGNA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BAGNA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BAGNA#U0?
R5F104BAGNA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BAGNA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BAGNA#U0?
For technical support, including R5F104BAGNA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BAGNA#U0 requirements.
6.How does Aetrix verify that R5F104BAGNA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104BAGNA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BAGNA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104BAGNA#U0?
All R5F104BAGNA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BAGNA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BAGNA#U0 part is unused and in its original packaging.
Return procedure for R5F104BAGNA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BAGNA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

