My Inquiry
My Account
Renesas R5F104BAGNA#W0
- Part No.:
- R5F104BAGNA#W0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BAGNA#W0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 32HWQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BAGNA#W0 from Renesas is a 32-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and industrial-grade -40°C to +105°C operation (G-grade). It delivers 44 DMIPS at 32 MHz, consumes just 66 μA/MHz active and 0.60 μA in RTC+LVD-only mode, and integrates UART, I²C, SPI, 12-bit ADC (20 ch), RTC, and low-power STOP/HALT/SNOOZE modes for battery-powered industrial sensors.
For engineers reviewing the R5F104BAGNA#W0 datasheet, R5F104BAGNA#W0 pinout, R5F104BAGNA#W0 application, or R5F104BAGNA#W0 equivalent, this page provides verified package mapping (HWQFN-32, 5×5 mm, 0.5 mm pitch), confirmed pin functions, real-world low-power timing behavior, peripheral channel counts, and validated alternative options for migration or second sourcing.
Technical Context
The R5F104BAGNA#W0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem comprises 96 KB on-chip flash (1 KB block size), 12 KB RAM, and 8 KB data flash with background operation and 1M rewrite cycles.
Peripherals include 12-channel 16-bit Timer Array Unit (TAU), 1-channel 12-bit interval timer, calendar RTC with alarm/correction, 20-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, dual 8-bit DAC outputs, and up to 10-channel I²C/CSI/UART interfaces-all managed via Event Link Controller (ELC) and Data Transfer Controller (DTC) for autonomous event-driven operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash / RAM / Data Flash | 96 KB code flash (1 KB blocks), 12 KB RAM, 8 KB data flash with BGO and 1M write cycles |
| Operating Voltage / Temp | 1.6–5.5 V supply; industrial grade –40°C to +105°C (G-field) |
| Power Consumption | 66 μA/MHz active; 0.60 μA in RTC+LVD-only STOP mode |
| Analog Peripherals | 20-channel 10-bit ADC (VDD-referenced, internal 1.45 V ref, temp sensor); dual 8-bit DAC (0–VDD output) |
| Digital Interfaces | Up to 10-channel serial (CSI/SPI, UART/LIN, I²C), 12-channel TAU timers, RTC with calendar/alarm |
| Package | HWQFN-32, 5 × 5 mm, 0.5 mm pitch, exposed die pad (PWQN0032KB-A) |
Pinout & Package
Package: HWQFN-32, 5 × 5 mm body, 0.5 mm pitch, exposed thermal pad (Renesas code PWQN0032KB-A). Pin 1 marked by index notch; exposed pad must be connected to VSS for thermal and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; debug clock A - supports asynchronous comms and precise timing capture |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; debug clock B - enables full-duplex UART and synchronized peripheral triggering |
| P10–P17 | CSI1/SPI1, UART2, I²C2, TRDIOx | Multi-function serial interface bank - configurable as master/slave SPI, UART, or I²C with hardware flow control |
| P20–P23 | ANI0–ANI3 / AVREFP/M / ANO0/1 | Analog input group with dedicated VREF pins - supports ratiometric sensing and dual-output DAC feedback |
| P30–P31 | INTP3 / RTC1HZ / SCK00 / TI03 / TO03 | Real-time clock interrupt and 1 Hz output; primary SPI clock; timer I/O - enables low-jitter timekeeping and sensor polling |
| P50–P51 | RxD0 / TxD0 / SI00 / SO00 / TOOLRxD / TOOLTxD | On-chip debug UART + primary SPI interface - allows simultaneous debugging and host communication without pin conflict |
| P121–P122 | X1 / X2 / EXCLK | Crystal oscillator inputs (32.768 kHz) and external clock input - supports precision RTC and clock domain bridging |
| RESET / REGC / VDD / VSS | Reset, regulator capacitor, power rails | Hardware reset with glitch filter; REGC requires 0.47–1 μF capacitor to VSS; VDD/VSS pair ensures stable core voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA retention with RTC + LVD active - enables multi-year battery life in wireless sensor nodes |
| Background data flash rewriting | Execute code from main flash while updating 8 KB data flash - eliminates firmware interruption during field OTA updates |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events - removes CPU overhead for ADC-triggered PWM or UART-RX-to-DMA transfers |
| Peripheral I/O redirection | Dynamic remapping of serial/ADC/timer functions across multiple pins via PIOR registers - simplifies PCB layout and enables pin-compatible variants |
| Integrated voltage detector (LVD) | 14-level programmable reset/interrupt threshold - protects against brown-out in wide-input industrial power supplies |
| Hardware CRC calculator | Polynomial-agnostic CRC engine for flash integrity checks and secure boot validation - reduces firmware validation time by >90% |
Applications
| Industrial Sensor Node | Smart Meter Interface |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor with LoRaWAN backhaul in factory environments. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, RTC-scheduled readings, low-power sleep/wake, and UART-to-LoRa module comms. Use Value: 0.60 μA STOP mode extends CR2032 battery life beyond 5 years; 20-channel ADC supports multi-sensor fusion without external mux. |
Use Scenario: Pulse-counting and tariff-switching interface between mechanical meter dials and PLC-based AMI headend. IC Role / Device Role / Timing Role: Real-time pulse capture unit with calendar-aware tariff logic, isolated RS-485 interface, and tamper-detection GPIO. Use Value: Calendar RTC with alarm function enables precise time-of-use switching; 14-level LVD prevents false resets during grid sags. |
| Programmable Logic Controller I/O Module | Home Appliance Motor Control |
Use Scenario: DIN-rail mounted digital I/O expansion module with 16-channel opto-isolated inputs and relay drivers. IC Role / Device Role / Timing Role: Fieldbus slave processor handling Modbus RTU over RS-485, local GPIO scanning, and watchdog supervision. Use Value: ELC-linked timer/ADC/UART eliminates CPU polling; 44 DMIPS handles protocol stack + diagnostics concurrently. |
Use Scenario: Brushless DC motor driver in HVAC blower or refrigerator compressor with variable speed and soft-start. IC Role / Device Role / Timing Role: Motion controller generating 3-phase PWM, reading hall sensors, executing FOC algorithms, and communicating status via I²C. Use Value: Dual 8-bit DACs provide analog feedback for current sensing; TAU timers deliver <100 ns PWM resolution at 32 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BGANA#W0 | Same HWQFN-32 package, identical peripherals, but 128 KB flash / 16 KB RAM / 8 KB data flash | Required for larger firmware images or extended data logging buffers; no PCB change needed | Select when firmware exceeds 96 KB or additional RAM is needed for complex state machines |
| R5F104BEANA#W0 | Same package and pinout, but reduced 64 KB flash / 5.5 KB RAM / 4 KB data flash; HALT/STOP current unchanged | Suitable for cost-sensitive designs with minimal firmware footprint and no background data writes | Choose for simpler control tasks where 64 KB flash suffices and BGO is not required |
Compared with R5F104BAGNA#W0, R5F104BGANA#W0 offers scalable memory headroom without layout impact, while R5F104BEANA#W0 reduces bill-of-materials cost where flash/RAM margins are tight-both retain identical low-power behavior, peripheral count, and industrial temperature rating.
Availability
R5F104BAGNA#W0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart meter interfaces, and programmable logic controller I/O modules requiring stable component supply, long-term lifecycle support, and guaranteed G-grade (-40°C to +105°C) performance.
Supply support for R5F104BAGNA#W0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power industrial and consumer applications requiring robust timing, integrated analog, and seamless toolchain support - designed specifically for battery-operated sensors, metering, and appliance control.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for R5F104BAGNA#W0?
The R5F104BAGNA#W0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set, enabling deterministic real-time response in motor control and sensor fusion applications where cycle count predictability is critical.
Does R5F104BAGNA#W0 support background data flash rewriting while executing code from main flash?
Yes, R5F104BAGNA#W0 supports background operation (BGO) for its 8 KB data flash memory. Instructions can be fetched and executed from the main code flash while simultaneously rewriting data flash sectors - a key capability for secure over-the-air firmware updates and nonvolatile parameter storage without system interruption.
What is the industrial temperature range certified for R5F104BAGNA#W0, and how is it indicated in the part number?
R5F104BAGNA#W0 is rated for –40°C to +105°C operation, denoted by the "G" in the fourth character position of the part number (R5F104BAGNA#W0 → "B" = 32-pin, "A" = 16 KB base flash, "G" = industrial temp grade). This qualifies it for under-hood automotive ancillaries, factory-floor controllers, and outdoor utility equipment.
How many analog input channels and what ADC resolution does R5F104BAGNA#W0 provide?
R5F104BAGNA#W0 integrates a 10-bit successive-approximation ADC with up to 20 configurable analog input channels (ANI0–ANI19), including dedicated AVREFP/AVREFM pins and an internal 1.45 V reference voltage. It also includes an on-die temperature sensor, enabling self-calibrating environmental monitoring without external components.
What package type and footprint does R5F104BAGNA#W0 use, and is thermal pad connection required?
R5F104BAGNA#W0 uses a 32-pin HWQFN package (5 × 5 mm, 0.5 mm pitch) with Renesas code PWQN0032KB-A. The exposed die pad must be soldered to a VSS-connected copper plane for thermal dissipation and signal integrity - omission risks thermal throttling and increased EMI susceptibility in continuous 32 MHz operation.
R5F104BAGNA#W0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BAGNA#W0 FAQ
1.How can I place an order for R5F104BAGNA#W0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BAGNA#W0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BAGNA#W0 reliable?
The price and inventory of R5F104BAGNA#W0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BAGNA#W0 is usually 5 days.
3.What payment methods are accepted for R5F104BAGNA#W0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BAGNA#W0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BAGNA#W0?
R5F104BAGNA#W0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BAGNA#W0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BAGNA#W0?
For technical support, including R5F104BAGNA#W0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BAGNA#W0 requirements.
6.How does Aetrix verify that R5F104BAGNA#W0 is sourced from the original manufacturer or authorized distributors?
All R5F104BAGNA#W0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BAGNA#W0 meets industry standards.
7.What is the process for return or replacement of R5F104BAGNA#W0?
All R5F104BAGNA#W0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BAGNA#W0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BAGNA#W0 part is unused and in its original packaging.
Return procedure for R5F104BAGNA#W0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BAGNA#W0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
