Renesas R5F104BDAFP#X0
- Part No.:
- R5F104BDAFP#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BDAFP#X0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,175
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BDAFP#X0 from Renesas is a 32-pin LQFP-32, 8-bit RL78/G14 microcontroller with 48 KB flash memory, 4 KB data flash, and 4 KB RAM, operating at 32 MHz (44 DMIPS), supporting ultra-low-power modes (66 μA/MHz active, 0.60 μA RTC+LVD), and targeting industrial control, sensor nodes, and appliance HMI.
For engineers reviewing the R5F104BDAFP#X0 datasheet, R5F104BDAFP#X0 pinout, R5F104BDAFP#X0 application, or R5F104BDAFP#X0 equivalent, key selection criteria include its 32-pin LQFP-0.8 mm pitch package, industrial-grade -40°C to +85°C operation (D-grade), integrated 10-bit 16-channel ADC, dual UART/LIN support, and hardware DTC/ELC for deterministic peripheral coordination.
Technical Context
The R5F104BDAFP#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. It integrates a 16-bit Timer Array Unit (TAU) with up to 8 channels, a 12-bit interval timer, real-time clock with calendar/alarm, and watchdog timer.
Peripheral subsystems include 3 CSI/SPI channels, 3 UART/LIN interfaces, 4–10 I²C channels, 8–20-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, and an 8-bit DAC with real-time output capability - all managed via Event Link Controller (ELC) and Data Transfer Controller (DTC) for autonomous event-driven operation without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 8-bit CISC with 3-stage pipeline; enables deterministic timing and low-power interrupt latency. |
| Max Operating Frequency | 32 MHz (44 DMIPS); delivers sufficient throughput for motor control, sensor fusion, and protocol stacks. |
| Memory Configuration | 48 KB code flash + 4 KB data flash + 4 KB RAM; supports firmware updates and parameter storage with BGO and 1M rewrite cycles. |
| Power Consumption | 66 μA/MHz active, 0.60 μA in STOP mode with RTC+LVD; enables battery-powered operation for >10 years. |
| Analog Peripherals | 10-bit 16-channel ADC (VDD-referenced), 8-bit DAC (0–VDD output), and on-chip temperature sensor; eliminates external signal conditioning for basic sensing. |
| Communication Interfaces | 3 × UART/LIN, 3 × CSI/SPI, 4 × I²C; provides native support for automotive LIN networks and multi-sensor I²C buses. |
| Operating Temperature | -40°C to +85°C (D-grade); qualified for industrial environments including factory automation and HVAC controls. |
Pinout & Package
Package: 32-pin LQFP (7 × 7 mm, 0.8 mm pitch), RoHS-compliant, JEDEC standard PLQP0032GB-A footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock; enables asynchronous comms and precise timing capture. |
| P01 | RxD1 / TO00 / TRGCLKB | UART receive and timer output; supports full-duplex serial communication and PWM generation. |
| P10–P17 | SPI/I²C/UART/ADC multiplexed I/O | Configurable peripheral function mapping via PIOR registers; allows flexible board layout and interface reuse. |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 | Dedicated real-time clock output and timer I/O; simplifies timekeeping and pulse-width modulation without software overhead. |
| P50–P51 | RxD0 / TxD0 / TOOLRxD / TOOLTxD | On-chip debug UART interface; enables flash programming and runtime debugging without external adapters. |
| RESET | Active-low reset input | Asynchronous reset with internal POR and LVD; ensures reliable startup under brown-out conditions. |
| VDD / VSS | Power supply pins | Single 1.6–5.5 V supply; eliminates need for level shifters when interfacing with 1.8/2.5/3.3 V peripherals. |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF capacitor to VSS; stabilizes internal voltage regulator for consistent low-power operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP/SNOOZE modes | Enables sub-μA sleep states with fast wake-up (<;6.5 μs), critical for energy-harvesting and battery-operated devices. |
| Background Operation (BGO) for data flash | Allows concurrent program execution and data logging, eliminating interrupt latency during firmware parameter updates. |
| Event Link Controller (ELC) | Links 19–26 peripheral events directly to functions (e.g., ADC trigger → DMA transfer), removing CPU polling overhead. |
| Hardware Data Transfer Controller (DTC) | Performs memory-to-peripheral transfers autonomously; reduces CPU load by up to 30% in sensor data acquisition tasks. |
| On-chip voltage detector (LVD) with 14 levels | Provides configurable brown-out detection and reset/interrupt generation, enabling robust power-fail response without external supervisors. |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Fan speed regulation and fault monitoring in HVAC systems using PWM outputs and current-sense ADC inputs. IC Role / Device Role / Timing Role: Real-time controller executing PID loop at 10 kHz, managing UART-based commissioning and LIN bus diagnostics. Use Value: Integrated 16-bit TAU timers and 10-bit ADC enable precise closed-loop control without external timing ICs or signal conditioners. | Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and CO₂ via I²C sensors and transmitting over UART to gateway. IC Role / Device Role / Timing Role: Low-power system manager handling sensor polling, data aggregation, and burst-mode wireless transmission. Use Value: 0.60 μA STOP mode with RTC wakeup extends 2000 mAh battery life to >5 years; BGO allows logging while sleeping. |
| Home Appliance HMI | Industrial PLC I/O Module |
Use Scenario: Touch-button interface and LED backlight control in washing machine control panel with capacitive sensing and dimming. IC Role / Device Role / Timing Role: Human-machine interface processor managing key scan, PWM dimming, buzzer feedback, and display update timing. Use Value: On-chip PCLBUZ and 8-bit DAC provide direct audio/visual feedback; 32-pin LQFP fits compact front-panel PCBs. | Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs, relay drivers, and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler coordinating UART-based Modbus framing, GPIO state scanning, and watchdog supervision. Use Value: Dual UART with LIN support enables native RS-485 half-duplex operation; ELC-triggered ADC sampling ensures deterministic scan timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BEAFP#X0 | 64 KB flash, 5.5 KB RAM, same 32-pin LQFP package and peripheral set | Supports larger firmware (e.g., BLE stack or extended diagnostics) without PCB change | Select when future firmware growth or additional data buffering is anticipated. |
| R5F104BDGFP#X0 | Same 48 KB flash/RAM, but G-grade (-40°C to +105°C) and 0.65 mm pitch LQFP-32 | Required for extended-temperature industrial deployments (e.g., solar inverters, engine compartments) | Choose only if ambient operating temperature exceeds +85°C; not drop-in compatible due to pitch difference. |
Compared with R5F104BDAFP#X0, R5F104BEAFP#X0 offers headroom for feature-rich firmware while maintaining identical pinout and thermal profile, whereas R5F104BDGFP#X0 trades package compatibility for extended temperature range - making the former ideal for scalability and the latter for harsh-environment reliability.
Availability
R5F104BDAFP#X0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, and home appliance HMI requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F104BDAFP#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line delivers true low-power performance for general-purpose embedded applications, emphasizing energy efficiency, integration density, and toolchain maturity for rapid development of cost-sensitive industrial controls.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BDAFP#X0?
The R5F104BDAFP#X0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating reflects its RL78 CPU core's 3-stage pipeline efficiency and instruction mix execution capability, validated per EEMBC benchmarks. The high-speed on-chip oscillator supports ±1.0% accuracy across 1.8–5.5 V and -20°C to +85°C, ensuring stable timing without external crystals in many applications.
Does the R5F104BDAFP#X0 support background data flash rewriting while executing code from main flash memory?
Yes, the R5F104BDAFP#X0 supports Background Operation (BGO) for data flash memory. This allows the CPU to execute instructions from program flash while simultaneously erasing or writing to the 4 KB data flash area. The feature is essential for applications requiring non-volatile parameter storage (e.g., calibration data or device configuration) without interrupting real-time tasks or introducing latency spikes.
What are the key low-power modes supported by the R5F104BDAFP#X0, and what is the typical current draw in each?
The R5F104BDAFP#X0 supports HALT, STOP, and SNOOZE modes. In active mode at 32 MHz, it draws 66 μA/MHz. In STOP mode with only RTC and LVD enabled, it consumes 0.60 μA - verified at VDD = 3.0 V and TA = 25°C. HALT mode achieves ~1.2 μA with main clocks stopped but RAM retained. These values are measured per Renesas R01DS0053EJ0340 Rev. 3.40, Section 1.1.
How many UART/LIN interfaces does the R5F104BDAFP#X0 integrate, and are they fully independent?
The R5F104BDAFP#X0 integrates three independent UART/LIN channels (UART0, UART1, UART2), each with dedicated baud rate generators, FIFO buffers, and LIN-specific features such as sync-break detection and checksum calculation. UART0 supports on-chip debug (TOOLRxD/TOOLTxD), while UART1 and UART2 are fully available for application use - enabling simultaneous host communication, sensor bridging, and LIN network management.
Is the R5F104BDAFP#X0 pin-compatible with other RL78/G14 variants in the same 32-pin LQFP package?
Yes, all RL78/G14 devices in the 32-pin LQFP-0.8 mm pitch package (e.g., R5F104AAFP#X0 through R5F104BGFP#X0) share identical pinouts and electrical characteristics. This allows direct substitution within the same memory/feature tier (e.g., 48 KB flash variants) without PCB redesign. However, firmware must be validated for peripheral register mapping differences between sub-families (e.g., G13 vs G14).
R5F104BDAFP#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BDAFP#X0 FAQ
1.How can I place an order for R5F104BDAFP#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BDAFP#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BDAFP#X0 reliable?
The price and inventory of R5F104BDAFP#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BDAFP#X0 is usually 5 days.
3.What payment methods are accepted for R5F104BDAFP#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BDAFP#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BDAFP#X0?
R5F104BDAFP#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BDAFP#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BDAFP#X0?
For technical support, including R5F104BDAFP#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BDAFP#X0 requirements.
6.How does Aetrix verify that R5F104BDAFP#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104BDAFP#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BDAFP#X0 meets industry standards.
7.What is the process for return or replacement of R5F104BDAFP#X0?
All R5F104BDAFP#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BDAFP#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BDAFP#X0 part is unused and in its original packaging.
Return procedure for R5F104BDAFP#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BDAFP#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

