My Inquiry
My Account
Renesas R5F104BDGFP#30
- Part No.:
- R5F104BDGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BDGFP#30.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 32LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BDGFP#30 from Renesas is a 32-bit RL78/G14 microcontroller with 32 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6 V to 5.5 V at up to 32 MHz (44 DMIPS), featuring ultra-low-power HALT/STOP/SNOOZE modes (0.60 μA RTC+LVD), integrated 10-bit ADC (16 ch), UART/I²C/CSI interfaces, and real-time clock - deployed in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104BDGFP#30 datasheet, R5F104BDGFP#30 pinout, R5F104BDGFP#30 application, or R5F104BDGFP#30 equivalent, this page delivers verified package mapping (LFQFP-48, 0.5 mm pitch), confirmed pin functions, exact memory partitioning, low-power mode timing, and validated alternative options for migration or second sourcing.
Technical Context
The R5F104BDGFP#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), multiply/divide/accumulate instructions, and 1 MB address space. It integrates a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) and supports background operation during data flash rewriting.
Peripheral integration includes Timer Array Unit (TAU) with 8 channels, 12-bit interval timer, RTC with calendar/alarm/correction, watchdog timer, two 8-bit D/A converters (0–VDD output), and dual comparators with window/high-speed/low-speed modes - all configurable via peripheral I/O redirection registers (PIOR0/1).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC CPU with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 32 KB code flash + 4 KB data flash; 1 KB block size; self-programming with boot swap |
| RAM | 4 KB on-chip RAM; used by flash library starting at FE900H |
| Supply Voltage | 1.6 V to 5.5 V; enables single-supply operation across 1.8 V–5.5 V logic domains |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD), SNOOZE (low-latency wake-up) |
| Analog Peripherals | 10-bit ADC (16 input channels, internal 1.45 V ref, temp sensor); dual 8-bit DAC (0–VDD output) |
| Timers & Clock | TAU (8 ch), RTC (99-year calendar, alarm, correction), 12-bit interval timer, watchdog timer |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade (−40°C to +105°C, G-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | UART channel 1 transmit; timer input; trace clock A - multiplexed I/O for debug and comms |
| P01 | RxD1 / TO00 / TRGCLKB | UART channel 1 receive; timer output; trace clock B - supports full-duplex serial and timing capture |
| P10–P17 | CSI/I²C/UART/SCL/SDA/SO/SI | Configurable serial interface pins (CSI, I²C, UART) with peripheral I/O redirection - enables flexible peripheral mapping without PCB change |
| P121/P122 | X1 / X2 / EXCLK | Crystal oscillator inputs (32.768 kHz) and external clock input - supports precise RTC and system clock sourcing |
| P137 | INTP0 | External interrupt input (level/edge-selectable) - primary wake-up source from STOP/HALT modes |
| RESET | Active-low reset input | Asynchronous hardware reset with internal POR/LVD - ensures reliable initialization under brownout |
| VDD / VSS | Power supply / Ground | Dual power pins support noise isolation; REGC requires 0.47–1 µF capacitor to VSS for regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.60 μA in STOP mode with RTC + LVD active - extends battery life in energy-constrained edge devices |
| Data flash BGO | Background operation allows full CPU execution while rewriting 4 KB data flash - enables seamless firmware updates and logging |
| Peripheral I/O redirection | PIOR0/1 registers remap UART/CSI/I²C functions to alternate pins - eliminates fixed pinout constraints in layout |
| On-chip debug & security | Firmware protection via block erase prohibition; on-chip debug interface supports real-time trace and flash programming |
| Multi-voltage I/O | N-ch open-drain ports tolerate 6 V; TTL input buffers and pull-ups enable direct interfacing with 1.8/2.5/3.3 V peripherals |
Applications
| Industrial Sensor Node | Smart Thermostat Controller |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensing node with wireless telemetry and local display. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, RTC-based wakeup scheduling, UART-to-Bluetooth bridge, and low-power state transitions. Use Value: 0.60 μA STOP mode with RTC enables multi-year battery life; 16-channel ADC supports multi-sensor acquisition without external mux. |
Use Scenario: Residential HVAC control unit requiring precise ambient sensing, user interface, and relay actuation. IC Role / Device Role / Timing Role: Central MCU handling 10-bit temperature measurement, PWM fan control, LCD driver interface, and LIN bus communication to furnace. Use Value: Integrated 8-bit DAC drives analog front-end; dual comparators enable windowed overtemperature detection with autonomous response. |
| Programmable Logic Relay | Energy Metering Subsystem |
Use Scenario: DIN-rail mounted programmable relay with configurable I/O, time-based switching, and Modbus RTU interface. IC Role / Device Role / Timing Role: Real-time deterministic controller executing ladder logic via DTC-assisted I/O scanning and UART-based Modbus slave stack. Use Value: Data flash BGO enables field-updatable logic programs; 44 DMIPS supports >1000 rungs at 10 ms scan rate. |
Use Scenario: Secondary subsystem in smart meter for tamper detection, backup RTC, and secure event logging. IC Role / Device Role / Timing Role: Secure co-processor managing LVD-triggered event capture, encrypted timestamped storage in data flash, and isolated RS-485 communication. Use Value: Flash shield window prevents unauthorized access to event logs; ±1.0% oscillator accuracy maintains time sync over 10-year meter lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BEAFP#30 | Same 48-pin LQFP-0.8 mm package; 48 KB flash, 4 KB data flash, 5.5 KB RAM | Higher code density supports larger protocol stacks (e.g., full Modbus TCP); increased RAM accommodates larger buffers | Select when firmware growth exceeds 32 KB or real-time buffering demands >4 KB RAM |
| R5F104BGAFP#30 | Same 48-pin LQFP-0.8 mm package; 96 KB flash, 8 KB data flash, 12 KB RAM; adds 2x CSI channels | Enables dual independent serial buses (e.g., one for sensor fusion, one for gateway comms); extended data flash supports 1M-cycle logging | Choose for systems requiring concurrent multi-interface operation and long-term nonvolatile data retention |
Compared with R5F104BDGFP#30, the R5F104BEAFP#30 offers 50% more flash and 37.5% more RAM in identical footprint - ideal for feature expansion without layout change - while R5F104BGAFP#30 doubles data flash endurance and adds serial interface headroom for complex edge-node architectures.
Availability
R5F104BDGFP#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat controllers, and programmable logic relays requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for R5F104BDGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power performance (66 μA/MHz, 0.60 μA STOP) for cost-sensitive industrial and consumer control applications - balancing processing capability, peripheral richness, and energy efficiency in compact packages.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BDGFP#30?
The R5F104BDGFP#30 operates at up to 32 MHz with a measured performance of 44 DMIPS. This value is derived from the RL78 CPU core's 3-stage pipeline architecture and instruction mix benchmarking per EEMBC CoreMark methodology. The R5F104BDGFP#30 achieves this performance within its 1.6 V to 5.5 V supply range and −40°C to +105°C industrial temperature grade.
Does the R5F104BDGFP#30 support background data flash rewriting while executing code from main flash?
Yes, the R5F104BDGFP#30 supports Background Operation (BGO) for data flash. Instructions can be executed from program memory during data flash rewrite cycles, enabling uninterrupted real-time tasks such as sensor sampling or communication handling. The R5F104BDGFP#30 provides 4 KB of data flash rated for 1,000,000 write cycles at VDD = 1.8–5.5 V.
What package type and pin pitch does the R5F104BDGFP#30 use?
The R5F104BDGFP#30 uses a 48-pin LFQFP package with 0.5 mm pin pitch and 7 mm × 7 mm body size. The "FB" suffix in the part number explicitly denotes LFQFP-0.5 mm pitch, distinguishing it from LQFP-0.8 mm (FP) or LSSOP (SP) variants. This package is RoHS-compliant and qualified for industrial temperature operation.
How many analog input channels does the 10-bit ADC in the R5F104BDGFP#30 support?
The R5F104BDGFP#30 integrates a 10-bit successive-approximation ADC with 16 analog input channels (ANI0–ANI19, excluding reserved pins). It includes an internal 1.45 V reference voltage and on-die temperature sensor, enabling accurate standalone measurements without external references. Channel selection and conversion triggering are fully software-configurable.
Is the R5F104BDGFP#30 pin-compatible with other RL78/G14 family members in the same package?
No, the R5F104BDGFP#30 is not universally pin-compatible across all RL78/G14 variants in 48-pin LFQFP. While pin count and physical footprint match, peripheral function allocation (e.g., UART/CSI/I²C mapping) varies by flash size and variant. Pin compatibility must be verified per specific replacement part using the Peripheral I/O Redirection Register (PIOR0/1) configuration and signal routing tables in the R01DS0053EJ0370 datasheet.
R5F104BDGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BDGFP#30 FAQ
1.How can I place an order for R5F104BDGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BDGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BDGFP#30 reliable?
The price and inventory of R5F104BDGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BDGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F104BDGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BDGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BDGFP#30?
R5F104BDGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BDGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BDGFP#30?
For technical support, including R5F104BDGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BDGFP#30 requirements.
6.How does Aetrix verify that R5F104BDGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104BDGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BDGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F104BDGFP#30?
All R5F104BDGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BDGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BDGFP#30 part is unused and in its original packaging.
Return procedure for R5F104BDGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BDGFP#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
