Renesas R5F104BDGNA#20
- Part No.:
- R5F104BDGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BDGNA#20.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 32HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BDGNA#20 from Renesas is a 32-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 32 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6–5.5 V at -40 to +105°C (industrial grade G), delivering 44 DMIPS at 32 MHz for low-power embedded control in motor drives, sensor nodes, and industrial HMI.
For engineers reviewing the R5F104BDGNA#20 datasheet, R5F104BDGNA#20 pinout, R5F104BDGNA#20 application, or R5F104BDGNA#20 equivalent, key selection criteria include its 32-pin 5×5 mm HWQFN package, integrated RTC + LVD + 10-bit ADC (20-channel), ultra-low power HALT/STOP/SNOOZE modes, and support for LIN-bus UART and hardware DTC/ELC peripherals.
Technical Context
The R5F104BDGNA#20 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), plus multiply/divide/accumulate instructions and 1 MB address space. It integrates a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) and dedicated low-speed oscillator for watchdog operation.
Peripherals include eight 16-bit timer channels (TAU, RJ, RD, RG), one 12-bit interval timer, calendar-mode real-time clock with alarm/correction, 10-bit ADC with internal 1.45 V reference and temperature sensor, two 8-bit DAC outputs, and up to ten I²C/SPI/UART interfaces - all managed via Event Link Controller (ELC) and Data Transfer Controller (DTC) for autonomous event-driven operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 32 KB code flash + 4 KB data flash; supports background rewriting (BGO) and 1M-cycle endurance |
| RAM | 4 KB on-chip SRAM; includes dedicated areas for flash library self-programming |
| Operating Voltage | 1.6–5.5 V single supply; enables direct interface with 1.8/2.5/3.3 V peripherals |
| Temperature Range | -40 to +105°C (industrial G-grade); qualified for extended thermal environments |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA), SNOOZE - enables battery-powered operation >10 years |
| Analog Peripherals | 10-bit ADC (20 ch, internal 1.45 V ref, temp sensor), dual 8-bit DAC (0–VDD output) |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Compliant with JEDEC MO-220, RoHS and MSL3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; input capture timer channel; trace clock A for debug |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; trace clock B for debug |
| P10–P17 | SPI/I²C/UART/ADC/DAC/Comparator I/O | Multiplexed serial and analog interfaces with peripheral I/O redirection (PIOR0/1) |
| P20–P23 | ANI0–ANI3 / AVREFP/AVREFM / ANO0/ANO1 | Dedicated analog inputs with differential reference support and analog outputs |
| P30–P31 | INTP3/RTC1HZ/SCK00 & INTP4/TI03/TO03/PCLBUZ0 | Real-time clock interrupt output; SPI master clock; 16-bit timer with buzzer drive |
| P50–P51 | SI00/RxD0/SDA00 & SO00/TxD0/TRGIOB | Secondary UART + I²C + SPI interface with tool communication (TOOLRxD/TOOLTxD) |
| P121–P122 | X1 / X2/EXCLK | Crystal oscillator inputs for precise timing; EXCLK supports external clock source |
| RESET / REGC / VDD / VSS | Reset / Regulator capacitor / Power / Ground | Hardware reset with brown-out detection; REGC requires 0.47–1 µF capacitor to VSS |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power operation | 0.60 μA in STOP mode with RTC+LVD active - enables decade-scale battery life in metering |
| Hardware-accelerated data movement | Data Transfer Controller (DTC) enables zero-CPU-overhead memory transfers triggered by 32+ interrupt sources |
| Event-driven peripheral coordination | Event Link Controller (ELC) routes 19–26 peripheral events without CPU intervention, reducing latency and wakeups |
| Secure firmware update | Boot swapping + flash shield window + block erase prohibition prevent unauthorized code modification |
| Integrated analog subsystem | 10-bit ADC with internal temperature sensor and 1.45 V reference eliminates external components for thermal monitoring |
Applications
| Motor Control | Industrial Sensor Node |
|---|---|
Use Scenario: Brushless DC motor commutation in HVAC blowers and pump drivers requiring precise timing and analog feedback. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, sampling current/voltage via 10-bit ADC, generating PWM via TAU timers, and managing LIN communication. Use Value: Integrated 16-bit timers with dead-time insertion, 10-bit ADC with simultaneous sampling, and SNOOZE mode reduce BOM cost and standby power by >40% vs discrete solutions. | Use Scenario: Battery-powered environmental sensor hub collecting temperature, humidity, and vibration data in factory settings. IC Role / Device Role / Timing Role: System-on-chip managing sensor interfaces (I²C/SPI), RTC-triggered wakeups, low-power ADC conversions, and UART/LIN reporting. Use Value: 0.60 μA STOP mode with RTC + LVD active extends CR2032 battery life beyond 12 years; internal temp sensor eliminates calibration drift. |
| Smart Building HMI | Appliance Control Panel |
Use Scenario: Touch-enabled wall-mounted thermostat with display backlight control and local button/keypad scanning. IC Role / Device Role / Timing Role: Primary MCU handling capacitive touch sensing (via ADC), buzzer feedback (PCLBUZ), display timing (SSI00), and secure local UI logic. Use Value: On-chip key interrupt + PCLBUZ + SSI00 + 8-bit DAC for backlight dimming reduces external IC count by 3–4 devices. | Use Scenario: Washing machine main control board managing motor drive, water valve actuation, and safety interlocks. IC Role / Device Role / Timing Role: Safety-critical controller executing ISO 13849-compliant logic, monitoring door lock status (INTP0), water level (ADC), and motor current (shunt sensing). Use Value: Hardware LVD with 14-level programmable threshold and independent POR ensure deterministic fail-safe shutdown during brownout conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BEGNA#20 | 48 KB flash, 5.5 KB RAM, same 32-pin HWQFN package and peripheral set | Supports larger firmware (e.g., OTA updates, enhanced crypto stacks) without PCB change | Select when future firmware growth or additional RTOS services require >32 KB code space |
| R5F104CDGNA#20 | 16 KB flash, 2.5 KB RAM, identical package and core/peripheral configuration | Lower-cost option for fixed-function applications with minimal code footprint (e.g., simple timer-based controllers) | Select for cost-sensitive volume production where feature set matches but flash headroom is unnecessary |
Compared with R5F104BEGNA#20 and R5F104CDGNA#20, the R5F104BDGNA#20 delivers optimal balance of code density, RAM headroom, and industrial temperature support - enabling full feature implementation in compact 32-pin HWQFN without over-provisioning memory or sacrificing thermal robustness.
Availability
R5F104BDGNA#20 is available at Aetrix Electronics and suitable for industrial motor control, smart building HMI, and battery-powered sensor node applications requiring stable component supply, long-term lifecycle assurance, and automotive-qualified manufacturing traceability.
Supply support for R5F104BDGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line delivers true low-power performance (66 μA/MHz, 0.60 μA STOP) with rich analog integration and event-driven peripherals - engineered for cost-sensitive, thermally demanding embedded control applications.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BDGNA#20?
The R5F104BDGNA#20 operates at up to 32 MHz using its high-speed on-chip oscillator, achieving 44 DMIPS performance. This is measured under standard conditions (VDD = 1.8–5.5 V, TA = -40 to +105°C) and reflects the RL78 core's 3-stage pipeline efficiency. The R5F104BDGNA#20 supports lower frequencies (e.g., 32.768 kHz) for ultra-low-power RTC operation with 30.5 µs instruction time.
Does the R5F104BDGNA#20 support LIN bus communication, and which UART channels provide it?
Yes, the R5F104BDGNA#20 supports LIN bus communication via its UART peripherals. Specifically, UART0 (P50/P51) and UART2 (P13/P14) are LIN-capable, with built-in LIN break detection and sync field generation per ISO 9141-2 and ISO 14230 standards. The R5F104BDGNA#20 includes dedicated LIN control registers and automatic checksum handling in hardware.
What are the flash memory organization and write endurance specifications for the R5F104BDGNA#20?
The R5F104BDGNA#20 contains 32 KB of code flash memory organized in 1 KB blocks, and 4 KB of data flash memory. Data flash supports background operation (BGO), allowing program execution during rewrite. Endurance is rated at 1,000,000 write/erase cycles (typical) across the full VDD range (1.8–5.5 V), with no minimum voltage requirement for data flash writes.
How does the R5F104BDGNA#20 implement ultra-low-power operation, and what modes are available?
The R5F104BDGNA#20 implements ultra-low-power operation through three primary modes: HALT (66 μA/MHz), STOP (0.60 μA with RTC + LVD active), and SNOOZE (low-power peripheral operation while CPU sleeps). Each mode disables specific clocks and circuits; STOP mode retains RAM content and allows wake-up via RTC alarm, LVD interrupt, or external pin. The R5F104BDGNA#20 achieves these values at VDD = 1.8–5.5 V and TA = -40 to +105°C.
What analog features are integrated into the R5F104BDGNA#20, and how many channels do they support?
The R5F104BDGNA#20 integrates a 10-bit successive-approximation ADC with up to 20 input channels, an internal 1.45 V reference voltage, and an on-die temperature sensor. It also includes two 8-bit DAC channels with 0–VDD output range and real-time update capability. No external reference or op-amp is required for basic thermal monitoring or analog output tasks - all supported directly by the R5F104BDGNA#20 silicon.
R5F104BDGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BDGNA#20 FAQ
1.How can I place an order for R5F104BDGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BDGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BDGNA#20 reliable?
The price and inventory of R5F104BDGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BDGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104BDGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BDGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BDGNA#20?
R5F104BDGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BDGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BDGNA#20?
For technical support, including R5F104BDGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BDGNA#20 requirements.
6.How does Aetrix verify that R5F104BDGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104BDGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BDGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104BDGNA#20?
All R5F104BDGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BDGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BDGNA#20 part is unused and in its original packaging.
Return procedure for R5F104BDGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BDGNA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

