Renesas R5F104BEAFP#V0
- Part No.:
- R5F104BEAFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BEAFP#V0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BEAFP#V0 from Renesas is a 32-bit RL78/G14 microcontroller with 48 KB flash, 5.5 KB RAM, and 44-pin LQFP-0.8 mm package, operating from 1.6–5.5 V at -40 to +85°C (industrial grade D). It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 10-bit ADC (16 channels), UART/I²C/CSI interfaces, RTC, and on-chip debug.
For engineers reviewing the R5F104BEAFP#V0 datasheet, R5F104BEAFP#V0 pinout, R5F104BEAFP#V0 application, or R5F104BEAFP#V0 equivalent, key selection criteria include industrial temperature support, integrated data flash (4 KB), real-time clock with calendar, low-voltage operation down to 1.6 V, and peripheral flexibility via I/O redirection registers for sensor hubs, motor control, and smart metering.
Technical Context
The RL78 CPU core uses a 3-stage CISC pipeline with configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz) and supports multiply/divide/accumulate operations. Its memory architecture includes separate code flash (48 KB, 1 KB blocks), data flash (4 KB, 1M rewrite cycles), and SRAM (5.5 KB), all accessible within a 1 MB address space.
Peripheral integration centers on event-driven operation: the Event Link Controller (ELC) enables direct hardware linking of 19–26 event sources to peripherals without CPU intervention, while the Data Transfer Controller (DTC) supports block, repeat, and chain transfers triggered by interrupts - critical for deterministic sensor data acquisition and low-CPU-overhead communication stacks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC, 44 DMIPS @ 32 MHz, 1 MB address space |
| Flash Memory | 48 KB code flash + 4 KB data flash; 1 KB erase blocks; self-programming with boot swap |
| RAM | 5.5 KB on-chip SRAM; used by flash library starting at FE900H |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (16 ch, 1.45 V ref, temp sensor); no D/A or comparator |
| Timers & Clock | RTC with calendar (99-year), alarm, correction; 12-bit interval timer; high-accuracy on-chip oscillator (±1.0% @ -20 to +85°C) |
| Serial Interfaces | 3× UART (LIN-capable), 4× I²C/simplified I²C, 3× CSI (SPI-compatible) |
| Operating Range | 1.6–5.5 V supply; -40 to +85°C ambient (industrial D-grade) |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), RoHS-compliant, JEDEC standard PLQP0044GC-A footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trace clock A - supports asynchronous comms and debug timing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; trace clock B - enables full-duplex serial with hardware timing sync |
| P10–P17 | CSI1/SI11/SDA11/SCL11/TRDIOD1 through TRDIOA0 | Multi-function serial I/O group supporting SPI, I²C, and Renesas-specific TRD interface - configurable per peripheral I/O redirection register |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM / ANO0 / ANO1 | Analog input channels (8) with dedicated reference pins; supports single-ended/differential ADC measurement up to 10-bit resolution |
| P30–P31 | INTP3 / RTC1HZ / SCK00 / SCL00 / TI03 / TO03 / INTP4 | Dual-purpose: RTC 1 Hz output + I²C master clock + timer I/O - enables time-stamped sensor reads without CPU polling |
| P60–P62 | SCLA0 / SDAA0 / SSI00 | I²C bus A clock/data + synchronous serial interface - allows concurrent I²C comms and SPI-like peripheral control |
| P120–P124 | VCOUT0 / X1 / X2 / EXCLK / XT1 / XT2 | Crystal oscillator inputs (32.768 kHz/1–20 MHz), external clock input, and voltage-controlled oscillator output - supports precision RTC and flexible system clocking |
| RESET / REGC / VDD / VSS | Reset input / regulator capacitor / power / ground | On-chip POR/LVD reset; REGC requires 0.47–1 μF capacitor to VSS for stable internal regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw with RTC and LVD active - enables multi-year battery life in metering and sensor nodes |
| Event Link Controller (ELC) | Hardware-level peripheral triggering without CPU wake-up - reduces latency and power in real-time control loops |
| Data Flash with BGO | Background operation allows code execution during 4 KB data flash rewrites - essential for firmware updates and logging |
| I/O Redirection Registers | Dynamic assignment of alternate functions (e.g., UART, CSI, I²C) to shared pins - maximizes peripheral utilization in fixed-pin-count designs |
| On-chip Debug & Self-Programming | Fully integrated debug interface and flash shield window security - eliminates need for external programmers in production and field updates |
Applications
| Smart Energy Metering | Industrial Sensor Hub |
|---|---|
Use Scenario: Residential electricity/water/gas meter with tamper detection, pulse counting, and wireless upload. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, RTC-based billing intervals, secure data flash logging, and UART/LIN communication to concentrator. Use Value: 0.60 μA STOP mode extends battery life beyond 10 years; 4 KB data flash stores 36+ months of consumption logs with BGO; LIN support enables legacy HAN integration. | Use Scenario: Multi-sensor node (temp, humidity, pressure, vibration) aggregating data for predictive maintenance in factory equipment. IC Role / Device Role / Timing Role: Central aggregator with 16-channel ADC, ELC-triggered sampling, RTC timestamping, and UART/I²C to sensors and gateway. Use Value: ELC eliminates CPU polling overhead for synchronized sensor reads; 1.6 V minimum supply ensures operation during brown-out; industrial temp rating (-40 to +85°C) suits harsh environments. |
| Home Appliance Control | Motor Drive Interface |
Use Scenario: Washing machine main board controlling water valves, pump, heater, display, and user interface. IC Role / Device Role / Timing Role: System MCU handling PWM motor control, touch-key scanning, display driver interface, and safety monitoring (LVD, thermal shutdown). Use Value: Integrated 10-bit ADC measures thermistor/NTC for precise temperature control; HALT mode reduces standby power; 48 KB flash accommodates complex UI and safety firmware. | Use Scenario: BLDC motor driver board requiring commutation timing, current sensing, fault protection, and host command parsing. IC Role / Device Role / Timing Role: Timing-critical peripheral manager coordinating 16-bit TAU timers for PWM generation, ADC sampling on current sense, and UART command response. Use Value: 12-bit interval timer provides sub-microsecond timing resolution for precise commutation; RTC alarm triggers periodic diagnostics; 44 DMIPS handles real-time PID loop + comms stack. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104CEAFP#V0 | Same 44-pin LQFP package, identical peripherals, but 64 KB flash + 5.5 KB RAM | Supports larger firmware images (e.g., OTA update stack + encryption) without changing PCB layout | Select when future firmware growth or dual-bank flash requirements exist; same pinout and thermal profile |
| R5F104BEAFB#V0 | Same core, memory, and peripherals, but 48-pin LFQFP (0.5 mm pitch) package | Offers 4 additional GPIOs and 2 extra ADC channels (20 total), at cost of tighter layout and reflow process | Choose for higher I/O density needs; requires PCB redesign but retains identical firmware and timing behavior |
Compared with R5F104CEAFP#V0, the R5F104BEAFP#V0 trades 16 KB flash capacity for lower unit cost and smaller code footprint, while R5F104BEAFB#V0 expands I/O count without altering functional capability - enabling scalable design across product tiers using the same software base.
Availability
R5F104BEAFP#V0 is available at Aetrix Electronics and suitable for smart metering, industrial sensor aggregation, home appliance control, motor drive interface, and battery-powered IoT edge nodes requiring stable component supply across long production lifecycles.
Supply support for R5F104BEAFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications - balancing performance, integration, and energy efficiency for industrial controls, consumer appliances, and infrastructure monitoring.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BEAFP#V0?
The R5F104BEAFP#V0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set, validated under standard test conditions (VDD = 3.3 V, TA = 25°C). The core supports dynamic clock scaling down to 32.768 kHz for ultra-low-power RTC operation.
Does the R5F104BEAFP#V0 include an integrated data flash memory, and what is its endurance specification?
Yes, the R5F104BEAFP#V0 includes 4 KB of on-chip data flash memory. Its endurance is rated at 1,000,000 write/erase cycles (typical) across the full VDD range of 1.8–5.5 V. Background operation (BGO) allows program execution from code flash while rewriting data flash - enabling seamless firmware parameter updates and logging without halting application logic.
What are the supported serial communication interfaces on the R5F104BEAFP#V0, and how many instances of each are available?
The R5F104BEAFP#V0 supports three UART channels (with LIN-bus capability), four I²C/simplified I²C channels, and three CSI (SPI-compatible) channels. These interfaces are implemented in hardware with independent baud rate generators and FIFO buffers, and their pin assignments are configurable via peripheral I/O redirection registers to optimize PCB routing.
What is the analog input capability of the R5F104BEAFP#V0, including resolution, channel count, and reference options?
The R5F104BEAFP#V0 integrates a 10-bit successive-approximation ADC with 16 analog input channels (ANI0–ANI15). It supports internal 1.45 V reference voltage and external reference inputs (AVREFP/AVREFM), enabling both single-ended and differential measurements. A built-in temperature sensor is also provided for system thermal monitoring.
How does the R5F104BEAFP#V0 achieve ultra-low-power operation, and what are the key low-power modes?
The R5F104BEAFP#V0 achieves ultra-low-power operation through multiple hardware-controlled sleep modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except RTC/LVD, 0.60 μA), and SNOOZE (selected peripherals active during CPU sleep). Its 66 μA/MHz active current and sub-μA STOP mode are enabled by adaptive voltage regulation, clock gating, and optimized circuit design - verified across the full -40 to +85°C industrial temperature range.
R5F104BEAFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BEAFP#V0 FAQ
1.How can I place an order for R5F104BEAFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BEAFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BEAFP#V0 reliable?
The price and inventory of R5F104BEAFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BEAFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104BEAFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BEAFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BEAFP#V0?
R5F104BEAFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BEAFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BEAFP#V0?
For technical support, including R5F104BEAFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BEAFP#V0 requirements.
6.How does Aetrix verify that R5F104BEAFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104BEAFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BEAFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104BEAFP#V0?
All R5F104BEAFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BEAFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BEAFP#V0 part is unused and in its original packaging.
Return procedure for R5F104BEAFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BEAFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

