Renesas R5F104BEGFP#V0
- Part No.:
- R5F104BEGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BEGFP#V0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,593
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BEGFP#V0 from Renesas is a 32-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 48-pin LQFP-0.8 mm package, operating from 1.6–5.5 V at -40 to +85°C (industrial grade D). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates UART, I²C, SPI, 16-bit timers, 10-bit ADC (16 channels), and on-chip RTC with calendar.
For engineers reviewing the R5F104BEGFP#V0 datasheet, R5F104BEGFP#V0 pinout, R5F104BEGFP#V0 application, or R5F104BEGFP#V0 equivalent, key selection criteria include industrial temperature support, integrated data flash (8 KB), hardware event linking (ELC), background data flash rewriting (BGO), and low-voltage operation down to 1.6 V for battery-powered sensing and control systems.
Technical Context
The R5F104BEGFP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It includes a Data Transfer Controller (DTC) for autonomous memory transfers triggered by interrupts and an Event Link Controller (ELC) enabling direct peripheral-to-peripheral signal routing without CPU intervention.
Power management includes HALT, STOP, and SNOOZE modes, plus on-chip POR and 14-level voltage detector (LVD) with interrupt/reset options. The high-accuracy on-chip oscillator supports 12 selectable frequencies (1–64 MHz) with ±1.0% tolerance across full voltage and temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 32-bit CISC with 3-stage pipeline, 1 MB address space |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS for real-time control tasks |
| Flash Memory | 96 KB code flash + 8 KB data flash - supports self-programming with boot swap and flash shield window |
| RAM | 12 KB on-chip RAM - sufficient for RTOS, communication stacks, and sensor buffering |
| ADC | 10-bit resolution, 16 analog input channels - enables multi-sensor monitoring with internal 1.45 V reference |
| Operating Voltage | 1.6–5.5 V - allows direct interface with 1.8 V, 3.3 V, and 5 V peripherals without level shifters |
| Temp Range | -40 to +85°C (Industrial D-grade) - qualified for factory automation and building control environments |
| Low-Power Modes | HALT/STOP/SNOOZE; 0.60 μA RTC+LVD - extends battery life in always-on monitoring nodes |
Pinout & Package
Package: 48-pin LQFP (10 × 10 mm, 0.8 mm pitch), JEDEC standard PLQP0048GC-A footprint, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10–P15 | Multi-function serial I/O (CSI, UART, I²C) | Configurable as SPI master/slave, LIN-capable UART, or I²C bus interface - supports concurrent protocols |
| P16–P17 | Timer I/O (TI01/TO01, TI02/TO02) | Hardware PWM generation and input capture for motor control or encoder interfacing |
| P20–P27 | Analog inputs (ANI0–ANI7) | 10-bit ADC channels with AVREFP/AVREFM references - supports ratiometric sensor measurements |
| P30–P31 | Interrupt/timer I/O (INTP3, TI03/TO03) | Real-time clock trigger (RTC1HZ) and general-purpose timer I/O for time-critical event handling |
| P121–P124 | Crystal oscillator inputs (X1/X2, XT1/XT2) | Supports external 32.768 kHz crystal for RTC and up to 20 MHz main crystal for precision timing |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF capacitor to VSS for stable internal voltage regulation |
| VDD/VSS | Power supply pins | Dual power domains enable mixed-voltage I/O; VDD powers core and peripherals, VSS is common ground |
| RESET | Active-low reset input | Accepts external reset signal; internally tied to POR and LVD circuits for fail-safe initialization |
Key Features
| Feature | Design Value |
|---|---|
| Background Data Flash Operation (BGO) | Enables full CPU execution from program memory while rewriting 8 KB data flash - critical for firmware-over-the-air updates |
| Event Link Controller (ELC) | Routes 19–26 peripheral events directly (e.g., ADC end-of-conversion → DMA trigger) - eliminates CPU polling overhead |
| On-chip RTC with Calendar | 99-year calendar, alarm, and clock correction - provides accurate timestamping without external RTC IC |
| Ultra-Low Power STOP Mode | 0.60 μA current draw with RTC and LVD active - enables decade-long battery life in environmental sensors |
| Hardware CRC Calculation Unit | Accelerates checksum computation for firmware integrity verification - reduces boot time and CPU load |
| Peripheral I/O Redirection | Dynamic remapping of serial and timer functions via PIOR0/PIOR1 registers - simplifies PCB layout reuse across variants |
Applications
| Smart Thermostats | Industrial Motor Drives |
|---|---|
Use Scenario: Wireless HVAC controllers measuring ambient temperature/humidity, executing PID algorithms, and communicating via UART-to-Sub-GHz RF modules. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, closed-loop control, and bidirectional serial communication with gateway. Use Value: Integrated 10-bit ADC (16 ch), 48 KB flash headroom for OTA updates, and 0.60 μA STOP mode extend battery life beyond 5 years on two AA cells. | Use Scenario: Compact BLDC motor driver boards requiring precise PWM timing, fault detection (via LVD), and CAN/UART diagnostics. IC Role / Device Role / Timing Role: Real-time motion controller generating complementary PWM outputs and sampling current feedback via ADC. Use Value: 16-bit Timer Array Unit (TAU) with dead-time insertion, 32 MHz max frequency for <100 ns PWM resolution, and 14-level LVD for overvoltage/undervoltage protection. |
| Building Automation Sensors | Medical Patient Monitors |
Use Scenario: Battery-powered CO₂, VOC, and occupancy sensors transmitting data via I²C to edge gateways and sleeping between readings. IC Role / Device Role / Timing Role: Low-power sensor hub aggregating data from multiple analog/digital sensors and managing sleep/wake cycles. Use Value: SNOOZE mode reduces active current to 66 μA/MHz; RTC alarm wakes MCU every 30 s for measurement - achieving >3-year battery life. | Use Scenario: Portable ECG/SpO₂ devices requiring clinical-grade signal acquisition, real-time processing, and USB/UART telemetry to host systems. IC Role / Device Role / Timing Role: Signal acquisition controller digitizing analog biosignals and applying digital filtering before transmission. Use Value: 10-bit ADC with internal 1.45 V reference ensures stable gain across battery discharge; 12 KB RAM buffers waveform data for artifact rejection algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GEGFP#V0 | 256 KB flash, 24 KB RAM, same 48-pin LQFP-0.8 mm package and peripheral set | Supports larger firmware (e.g., BLE stack + GUI), higher RAM buffer for audio processing | Select when firmware size exceeds 96 KB or real-time data buffering requires >12 KB RAM |
| R5F104BEAFP#V0 | 32-pin LQFP-0.8 mm, 96 KB flash, 12 KB RAM, reduced I/O count (26 vs. 40 GPIO) | Suitable for space-constrained designs where serial interfaces and ADC channels are reduced | Choose for cost-optimized, compact PCBs where fewer peripherals and smaller footprint are prioritized |
Compared with R5F104BEGFP#V0, the R5F104GEGFP#V0 offers scalable memory for feature-rich firmware, while the R5F104BEAFP#V0 trades I/O and package size for board area savings - both retain identical low-power architecture and industrial temperature rating.
Availability
R5F104BEGFP#V0 is available at Aetrix Electronics and suitable for industrial motor drives, smart thermostats, building automation sensors, and portable medical monitors requiring stable component supply across extended production lifecycles.
Supply support for R5F104BEGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power embedded applications requiring robust industrial qualification, integrated analog peripherals, and secure firmware update capability - optimized for sensor nodes, HMI, and motor control.
FAQ
What is the maximum clock frequency supported by the R5F104BEGFP#V0?
The R5F104BEGFP#V0 supports a maximum operating frequency of 32 MHz using the high-speed on-chip oscillator, delivering 44 DMIPS performance. It also supports lower-frequency operation down to 32.768 kHz for RTC and ultra-low-power modes, with instruction execution time scaling from 0.03125 μs to 30.5 μs accordingly. This flexibility allows the R5F104BEGFP#V0 to balance performance and power across diverse operational states.
Does the R5F104BEGFP#V0 include integrated data flash memory?
Yes, the R5F104BEGFP#V0 includes 8 KB of dedicated data flash memory, separate from its 96 KB code flash. This data flash supports background operation (BGO), allowing the CPU to execute instructions from program memory while rewriting data - essential for reliable firmware updates and nonvolatile parameter storage. It is rated for 1,000,000 write/erase cycles at VDD = 1.8–5.5 V.
What package type and pin count does the R5F104BEGFP#V0 use?
The R5F104BEGFP#V0 uses a 48-pin LQFP package with 0.8 mm pitch (JEDEC code PLQP0048GC-A), measuring 10 × 10 mm. The "FP" in the part number denotes LQFP, and "#V0" specifies tray packaging. This package provides 40 general-purpose I/O pins, including dedicated analog, serial, timer, and interrupt-capable functions mapped across its perimeter.
Can the R5F104BEGFP#V0 operate from a single 1.8 V supply?
Yes, the R5F104BEGFP#V0 operates across a wide voltage range of 1.6–5.5 V, fully supporting 1.8 V operation. At this voltage, it maintains full functionality including 32 MHz operation (with appropriate oscillator configuration), ADC conversion, and all peripheral interfaces. Its ability to run at 1.8 V enables direct integration with low-voltage sensors and logic without level-shifting circuitry.
What low-power modes are available on the R5F104BEGFP#V0?
The R5F104BEGFP#V0 offers HALT, STOP, and SNOOZE low-power modes. In STOP mode with only RTC and LVD active, it draws just 0.60 μA - ideal for long-duration sleep in battery-powered applications. SNOOZE mode allows selected peripherals (e.g., ADC, UART) to operate autonomously while the CPU sleeps, reducing active current to 66 μA/MHz. All modes retain RAM content and support wake-up via interrupts or RTC alarm.
R5F104BEGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BEGFP#V0 FAQ
1.How can I place an order for R5F104BEGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BEGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BEGFP#V0 reliable?
The price and inventory of R5F104BEGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BEGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104BEGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BEGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BEGFP#V0?
R5F104BEGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BEGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BEGFP#V0?
For technical support, including R5F104BEGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BEGFP#V0 requirements.
6.How does Aetrix verify that R5F104BEGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104BEGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BEGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104BEGFP#V0?
All R5F104BEGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BEGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BEGFP#V0 part is unused and in its original packaging.
Return procedure for R5F104BEGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BEGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

