Renesas R5F104BFANA#20
- Part No.:
- R5F104BFANA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BFANA#20.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 32HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,465
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BFANA#20 from Renesas is a 32-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 64 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at up to 32 MHz (44 DMIPS), targeting ultra-low-power industrial sensor nodes and battery-powered control systems.
For engineers reviewing the R5F104BFANA#20 datasheet, R5F104BFANA#20 pinout, R5F104BFANA#20 application, or R5F104BFANA#20 equivalent, key selection criteria include its 66 μA/MHz active current, RTC+LVD standby mode (0.60 μA), integrated 10-bit ADC (20-channel), dual UART/LIN support, and hardware DTC/ELC for deterministic peripheral coordination.
Technical Context
The R5F104BFANA#20 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and includes multiply/divide/accumulate instructions within a 1 MB address space. It integrates a high-accuracy ±1.0% on-chip oscillator (selectable 1–64 MHz) and supports HALT/STOP/SNOOZE low-power modes.
Peripheral subsystems include an Event Link Controller (ELC) enabling direct hardware-triggered peripheral activation (19–26 event types), a Data Transfer Controller (DTC) with chain transfer capability, and dual independent serial interfaces: CSI (SPI-compatible) and UART/LIN with automatic LIN header detection and checksum generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash / Data Flash / RAM | 64 KB code flash, 4 KB data flash (1M rewrite cycles), 5.5 KB SRAM |
| Supply Voltage | 1.6–5.5 V operation; enables direct interface with 1.8/2.5/3.3 V peripherals |
| Power Consumption | 66 μA/MHz active; 0.60 μA RTC+LVD mode; HALT/STOP/SNOOZE configurable |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V reference + temp sensor), 8-bit DAC (2 ch) |
| Timers & Clock | 12× 16-bit timers (TAU/TIMER-RJ/RD/RG), RTC with calendar/alarm/correction, 32.768 kHz subclock |
| Serial Interfaces | 3× UART/LIN, 3–8× CSI (SPI-compatible), 4–10× I²C/simplified I²C |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Pin count and package type are confirmed per Renesas ordering code "NA" and datasheet Table 1-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART1 transmit; timer input; debug clock input; supports 1.8/2.5/3.3 V logic level |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART1 receive; timer output; debug clock output; TTL/CMOS compatible |
| P10–P17 | CSI1/SI11/SDA11/SO11/SCL11/TRDIOD1–TRDIOA0 | Dedicated multi-function serial I/O group supporting SPI, I²C, and Renesas TRDIO (touch/IO) protocols |
| P20–P23 | ANI0–ANI3 / AVREFP/AVREFM/ANO0/ANO1 | Analog input channels with differential reference support; 2× analog outputs for DAC or comparator |
| P30–P31 | INTP3/SCK00/SCL00/TRJO0 / TI03/TO03/INTP4/PCLBUZ0 | System interrupt inputs; I²C/SPI master clock; buzzer/timer output; JTAG trace I/O |
| P50–P51 | SI00/RxD0/TOOLRxD/SDA00/TRGIOA / SO00/TxD0/TOOLTxD/TRGIOB | Dual-role debug UART (SWD/JTAG-compatible); also serves as primary I²C/SPI interface |
| RESET / REGC / VDD / VSS | Reset input / Regulator capacitor / Power / Ground | REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS pair supports decoupling for low-noise analog/digital operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power architecture | 66 μA/MHz active current and 0.60 μA RTC+LVD standby enable >10-year battery life in sensor nodes |
| Hardware-peripheral coordination | Event Link Controller (ELC) eliminates CPU polling by linking 19–26 hardware events directly to peripherals |
| Data movement efficiency | Data Transfer Controller (DTC) supports block/chain transfers without CPU intervention, reducing ISR latency |
| Secure firmware update | Self-programming with boot swapping and flash shield window prevents unauthorized code modification |
| Robust communication | UART/LIN with automatic header detection, checksum generation, and wake-up-on-break support for automotive networks |
Applications
| Smart Home Sensor Hub | Industrial Motor Control Panel |
|---|---|
Use Scenario: Battery-powered multi-sensor node aggregating temperature, humidity, and motion data for BLE/Wi-Fi gateway upload. IC Role / Device Role / Timing Role: Main system controller executing sensor fusion, low-power scheduling, and secure OTA updates via UART/LIN bootloader. Use Value: 0.60 μA RTC+LVD mode extends CR2032 battery life beyond 5 years; integrated 10-bit ADC eliminates external signal conditioning. | Use Scenario: Localized motor drive interface board monitoring current, temperature, and encoder feedback in HVAC blowers. IC Role / Device Role / Timing Role: Real-time peripheral coordinator using ELC to trigger ADC sampling on PWM edge and DMA transfer to RAM. Use Value: Deterministic 32 MHz timing ensures <1 µs jitter in current-sense sampling; 4 KB data flash stores calibration coefficients across 1M cycles. |
| Medical Wearable Monitor | Automotive Body Control Module (BCM) |
Use Scenario: Compact wearable measuring heart rate via photoplethysmography (PPG) and storing trend data locally. IC Role / Device Role / Timing Role: Analog front-end controller managing LED drivers, transimpedance amplifier, and SD card logging via CSI. Use Value: Integrated 8-bit DAC drives PPG LEDs with real-time output; 1.6 V minimum supply enables single-cell Li-ion operation. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN communication to central ECU. IC Role / Device Role / Timing Role: LIN slave node handling protocol framing, checksum validation, and GPIO-driven actuator control. Use Value: Hardware LIN support reduces CPU load by 40% vs. bit-banged implementation; -40 to +85°C rating meets AEC-Q100 Class 2 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BEANA#20 | 48 KB flash, 5.5 KB RAM, same 32-pin HWQFN package and peripheral set | Lower memory footprint suits simpler sensor nodes without firmware update storage | Select when application code size remains under 40 KB and no data flash logging is required |
| R5F104BGANA#20 | 96 KB flash, 12 KB RAM, identical package and pinout | Supports larger RTOS-based firmware and extended data buffering for predictive maintenance analytics | Choose for future-proofing or when adding Bluetooth stack and local ML inference |
Compared with R5F104BEANA#20 and R5F104BGANA#20, the R5F104BFANA#20 delivers optimal balance of memory headroom (64 KB flash), deterministic real-time performance (44 DMIPS), and ultra-low-power operation-making it ideal for cost-sensitive industrial controls requiring field-upgradable firmware but not full RTOS overhead.
Availability
R5F104BFANA#20 is available at Aetrix Electronics and suitable for industrial motor control panels, smart home sensor hubs, medical wearables, and automotive body control modules requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F104BFANA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications requiring robust peripheral integration and long-term reliability.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BFANA#20?
The R5F104BFANA#20 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating is achieved using the RL78 CPU core's 3-stage pipeline and verified under standard test conditions (VDD = 3.3 V, TA = 25°C). The R5F104BFANA#20 maintains full peripheral functionality-including ADC, UART, and timers-at this speed, making it suitable for real-time control tasks in industrial and consumer applications.
Does the R5F104BFANA#20 support LIN bus communication, and if so, which UART channels implement it?
Yes, the R5F104BFANA#20 supports LIN bus communication on UART channels 0, 1, and 2. Each channel includes dedicated LIN header detection, automatic checksum generation (classic and enhanced), and wake-up-on-break functionality. The R5F104BFANA#20 implements LIN 2.2A compliance in hardware, eliminating software overhead and ensuring deterministic frame timing critical for automotive body electronics.
What are the memory resources allocated to the R5F104BFANA#20, and how is data flash endurance specified?
The R5F104BFANA#20 integrates 64 KB of code flash memory, 4 KB of data flash memory, and 5.5 KB of on-chip RAM. Data flash endurance is rated at 1,000,000 write/erase cycles (typical) across the full VDD range (1.8–5.5 V), with background operation (BGO) enabling concurrent program execution during rewrites. This allows the R5F104BFANA#20 to store calibration data, device configuration, or usage logs without halting application code.
How does the R5F104BFANA#20 achieve ultra-low power consumption, and what is its lowest valid standby current?
The R5F104BFANA#20 achieves ultra-low power via multiple hardware-controlled modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except subclock), and SNOOZE (selected peripherals active while CPU sleeps). Its lowest valid standby current is 0.60 μA in STOP mode with only RTC and LVD operational at VDD = 3.0 V and TA = 25°C. This value is guaranteed across the full industrial temperature range (-40 to +85°C), enabling decade-long operation in energy-harvesting or coin-cell applications.
Is the R5F104BFANA#20 pin-compatible with other RL78/G14 variants in the same 32-pin HWQFN package?
Yes, the R5F104BFANA#20 is pin-compatible with all RL78/G14 family members sharing the 32-pin HWQFN (NA) package, including R5F104BEANA#20, R5F104BGANA#20, and R5F104BDANA#20. Pin functions, electrical characteristics, and thermal behavior are identical across these variants; only flash/RAM capacities and factory-programmed options differ. This allows seamless migration between memory configurations without PCB redesign when scaling firmware complexity.
R5F104BFANA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BFANA#20 FAQ
1.How can I place an order for R5F104BFANA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BFANA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BFANA#20 reliable?
The price and inventory of R5F104BFANA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BFANA#20 is usually 5 days.
3.What payment methods are accepted for R5F104BFANA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BFANA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BFANA#20?
R5F104BFANA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BFANA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BFANA#20?
For technical support, including R5F104BFANA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BFANA#20 requirements.
6.How does Aetrix verify that R5F104BFANA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104BFANA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BFANA#20 meets industry standards.
7.What is the process for return or replacement of R5F104BFANA#20?
All R5F104BFANA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BFANA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BFANA#20 part is unused and in its original packaging.
Return procedure for R5F104BFANA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BFANA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

