Renesas R5F104BFGFP#V0
- Part No.:
- R5F104BFGFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BFGFP#V0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,296
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BFGFP#V0 from Renesas is a 32-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch) package, operating from 1.6–5.5 V at -40 to +85°C. It delivers 44 DMIPS @ 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), integrated 10-bit ADC (16 channels), UART/SPI/I²C interfaces, and real-time clock - deployed in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104BFGFP#V0 datasheet, R5F104BFGFP#V0 pinout, R5F104BFGFP#V0 application, or R5F104BFGFP#V0 equivalent, key selection criteria include its 48-pin LFQFP footprint, 96 KB code flash with data flash shield, on-chip debug support, and compatibility with Renesas' CS+ and e² studio toolchains for rapid firmware development and low-power system validation.
Technical Context
The R5F104BFGFP#V0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) supporting block/chain transfers triggered by 19–26 event sources via the Event Link Controller (ELC), enabling deterministic peripheral-to-memory data movement without CPU intervention.
Its mixed-signal subsystem includes an 8/10-bit ADC with internal 1.45 V reference and temperature sensor, dual 8-bit DAC outputs (0–VDD range), two comparators with window mode, and a calendar-mode RTC with alarm and clock correction - all powered from the same 1.6–5.5 V supply rail and operable in STOP/HALT modes for energy-constrained applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock Speed | 32 MHz (44 DMIPS); high-accuracy on-chip oscillator ±1.0% over -20 to +85°C |
| Memory | 96 KB code flash (1 KB blocks), 12 KB RAM, 8 KB data flash with background operation (BGO) |
| ADC | 10-bit resolution, 16 analog input channels, internal 1.45 V reference, and integrated temperature sensor |
| Timers | 12× 16-bit timers (TAU/Timer RJ/RD/RG), 1× 12-bit interval timer, 1× calendar RTC, 1× watchdog |
| Serial Interfaces | 3× UART (LIN-capable), 3–8× CSI (SPI-compatible), 4–10× I²C/simplified I²C |
| Power Modes | HALT (0.23 μA), STOP (0.60 μA w/ RTC+LVD), SNOOZE - supports fast wake-up (< 4.4 μs from HALT) |
Pinout & Package
Package: 48-pin LFQFP, 7 × 7 mm body, 0.5 mm pitch, exposed pad not present (non-HWQFN). Pin count and footprint match JEDEC MS-026AC standard; compatible with standard reflow profiles for lead-free assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz tuning-fork crystal for RTC accuracy; requires external load capacitors |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal; alternatively accepts external clock up to 20 MHz for synchronous system timing |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; debounced externally recommended for noise immunity |
| REGC | Regulator bypass capacitor terminal | Mandatory 0.47–1 µF ceramic capacitor to VSS for stable internal voltage regulator operation |
| P16 / TI01 / TO01 / INTP5 / TRDIOC0 / IVREF0 | Multi-function I/O | Configurable as timer I/O, interrupt input, or internal reference voltage source for ADC/DAC calibration |
| P17 / TI02 / TO02 / TRDIOA0 / TRDCLK / IVCMP0 | Multi-function I/O | Supports timer I/O, DTC trigger clock, or comparator input with selectable internal/external reference |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP modes | Enables <0.6 µA retention with RTC + LVD active - critical for multi-year battery life in remote sensors |
| Data flash BGO | Allows full CPU execution from program memory while rewriting 8 KB data flash - eliminates runtime interruption |
| Peripheral I/O redirection | PIOR0/PIOR1 registers enable dynamic remapping of UART/SPI/I²C functions to alternate pins - simplifies PCB layout reuse |
| On-chip debug interface | Fully supported by Renesas E2 emulator; enables real-time trace, flash programming, and low-power mode debugging |
| Flash security lock | Per-block erase/write prohibition prevents unauthorized firmware extraction or modification in field-deployed units |
Applications
| Industrial Sensor Node | Smart Thermostat Control |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensing node transmitting data via UART-to-LoRaWAN gateway. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, calibration, low-power scheduling, and serial protocol framing. Use Value: 0.60 μA STOP mode extends 2xAA battery life beyond 5 years; integrated ADC and RTC eliminate external components. | Use Scenario: Residential HVAC controller managing relay drivers, display backlight, and user keypad with ambient light sensing. IC Role / Device Role / Timing Role: System-on-chip managing UI responsiveness, thermal regulation logic, and precise 1-sec timekeeping for scheduling. Use Value: 12 KB RAM accommodates real-time PID loop + GUI state; 48-pin LFQFP provides ample GPIO for keypad matrix and display interface. |
| Programmable Logic Controller (PLC) I/O Module | Energy Meter Communication Interface |
Use Scenario: DIN-rail mounted digital I/O expansion module with opto-isolated inputs and transistor outputs. IC Role / Device Role / Timing Role: Isolation interface controller handling MODBUS RTU over RS-485 with CRC generation and timing-critical bit-banging. Use Value: UART LIN mode supports auto-wake on dominant bus idle; DTC offloads CRC calculation from CPU during high-speed polling. | Use Scenario: Two-way communication bridge between metrology IC (SPI) and PLC (UART) in smart electricity meters. IC Role / Device Role / Timing Role: Protocol translator with SPI master (to metrology IC) and UART slave (to host MCU), buffering and timestamping data packets. Use Value: Dual UARTs enable simultaneous host comms and diagnostics; 8 KB data flash stores metering logs with wear leveling (1M cycles). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GFGFP#V0 | 256 KB flash, 24 KB RAM, same 48-pin LFQFP package and peripheral set | Supports larger firmware images (e.g., OTA update stack + secure boot), deeper data logging buffers | Select when >96 KB flash is required; pin-compatible with identical power/performance envelope |
| R5F104BFGLF#V0 | Same 96 KB flash/12 KB RAM, but in 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad | Better thermal dissipation for continuous ADC sampling or motor control PWM; smaller PCB footprint | Choose for space-constrained or thermally demanding designs; requires different land pattern and reflow profile |
Compared with R5F104BFGFP#V0, the R5F104GFGFP#V0 offers scalable code density without changing board layout, while the R5F104BFGLF#V0 trades thermal performance and package form factor for identical functionality - enabling design flexibility across cost, size, and thermal requirements.
Availability
R5F104BFGFP#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart thermostat control, and programmable logic controller (PLC) I/O modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for R5F104BFGFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose applications - delivering optimized integration of flash, analog peripherals, and energy-efficient architecture for battery-operated and mains-powered embedded systems.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104BFGFP#V0?
The R5F104BFGFP#V0 operates at up to 32 MHz with a peak performance of 44 DMIPS. Its high-accuracy on-chip oscillator maintains ±1.0% tolerance across 1.8–5.5 V and -20 to +85°C, eliminating need for external crystal in many timing-tolerant applications. This frequency supports real-time control loops, UART communication at 115.2 kbps, and concurrent peripheral operation without throttling.
Does the R5F104BFGFP#V0 support in-system programming and secure firmware updates?
Yes, the R5F104BFGFP#V0 supports full in-system programming via its on-chip debug interface and self-programming capability. It includes flash shield window protection, per-block erase/write prohibition, and boot swapping - enabling secure field firmware updates with rollback protection. The 8 KB data flash supports background operation (BGO), allowing uninterrupted application execution during reprogramming.
How many analog input channels does the R5F104BFGFP#V0 ADC support, and what reference options are available?
The R5F104BFGFP#V0 integrates a 10-bit successive-approximation ADC with 16 analog input channels. It supports both external reference voltage (applied to AVREFP/AVREFM pins) and internal 1.45 V reference. The internal reference is factory-trimmed and usable across the full 1.6–5.5 V supply range, enabling accurate sensor measurements without external precision references.
What low-power modes are available on the R5F104BFGFP#V0, and what is the lowest achievable current draw?
The R5F104BFGFP#V0 offers HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD enabled, it draws 0.60 μA typical at 25°C - verified per datasheet R01DS0053EJ0370. Wake-up latency is <4.4 μs from HALT and <10 μs from STOP, making it suitable for duty-cycled sensor applications where sub-millisecond responsiveness is required after sleep.
Is the R5F104BFGFP#V0 pin-compatible with other RL78/G14 variants in the same 48-pin LFQFP package?
Yes, all RL78/G14 devices in the 48-pin LFQFP package (e.g., R5F104GFGFP#V0, R5F104FFGFP#V0) share identical pinouts and electrical characteristics. Function allocation (e.g., UART vs. SPI on specific pins) is consistent across the family, enabling hardware scalability - users can upgrade flash/RAM capacity without modifying PCB layout or schematic interconnects.
R5F104BFGFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BFGFP#V0 FAQ
1.How can I place an order for R5F104BFGFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BFGFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BFGFP#V0 reliable?
The price and inventory of R5F104BFGFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BFGFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104BFGFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BFGFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BFGFP#V0?
R5F104BFGFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BFGFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BFGFP#V0?
For technical support, including R5F104BFGFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BFGFP#V0 requirements.
6.How does Aetrix verify that R5F104BFGFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104BFGFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BFGFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104BFGFP#V0?
All R5F104BFGFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BFGFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BFGFP#V0 part is unused and in its original packaging.
Return procedure for R5F104BFGFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BFGFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

