Renesas R5F104BGANA#W0
- Part No.:
- R5F104BGANA#W0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BGANA#W0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 32HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,071
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BGANA#W0 from Renesas is a 32-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash, operating at 1.6–5.5 V across –40 to +105°C industrial temperature range. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates UART, I²C, SPI, 16-bit timers, 10-bit ADC (16 channels), and real-time clock for embedded control in battery-powered industrial sensors and motor drives.
For engineers reviewing the R5F104BGANA#W0 datasheet, R5F104BGANA#W0 pinout, R5F104BGANA#W0 application, or R5F104BGANA#W0 equivalent, key selection criteria include its 32-pin 5×5 mm HWQFN package with exposed die pad, industrial-grade 105°C operation, integrated data flash rewrite capability (1M cycles), and support for SNOOZE mode for low-latency peripheral wake-up without CPU intervention.
Technical Context
The R5F104BGANA#W0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). Its power management includes HALT, STOP, and SNOOZE modes, with on-chip LVD offering 14 selectable voltage detection levels and interrupt/reset options.
Peripheral integration includes Event Link Controller (ELC) enabling direct hardware-triggered peripheral activation (e.g., ADC start on timer match), Data Transfer Controller (DTC) supporting block/chain transfers, and background operation (BGO) for concurrent code execution during data flash rewriting - critical for firmware-over-the-air updates in field-deployed devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline; enables deterministic timing for real-time control loops. |
| Max Operating Frequency | 32 MHz; delivers 44 DMIPS for responsive sensor fusion and motor commutation. |
| Flash Memory | 96 KB code flash + 8 KB data flash; supports self-programming with boot swap and flash shield window. |
| RAM Size | 12 KB on-chip RAM; sufficient for RTOS stacks, communication buffers, and control algorithm variables. |
| ADC Resolution & Channels | 10-bit resolution, 16 analog input channels; enables simultaneous monitoring of multiple voltage/current/temperature signals. |
| Operating Voltage Range | 1.6 V to 5.5 V; allows direct interface with Li-ion, 3.3 V, and 5 V subsystems without level-shifting. |
| Temperature Range | –40°C to +105°C (industrial G-grade); qualified for under-hood automotive modules and factory-floor controllers. |
| Low-Power Modes | 0.60 μA RTC+LVD mode; extends battery life in wireless sensor nodes beyond 10 years on coin cell. |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5 mm pitch) with exposed die pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit and timer input; enables asynchronous serial communication and precise edge-triggered timing capture. |
| P01 | RxD1 / TO00 / TRGCLKB | UART receive and timer output; supports full-duplex serial links and PWM generation for LED/display control. |
| P10–P17 | SPI/I²C/UART peripherals | Multiplexed serial interfaces (CSI, I²C, UART) with programmable pin redirection via PIOR registers. |
| P20–P23 | ANI0–ANI3 / AVREFP/AVREFM / ANO0/ANO1 | Analog inputs with internal reference; supports differential ADC measurements and DAC outputs for closed-loop feedback. |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 | Real-time clock output and timer I/O; provides accurate timekeeping and flexible PWM/encoder signal generation. |
| P50–P51 | RxD0/TxD0 / INTP1/INTP2 | Dedicated debug UART and external interrupt inputs; enables in-system programming and fast event response. |
| RESET | Active-low reset input | Asynchronous reset with internal POR and LVD supervision; ensures reliable startup under brown-out conditions. |
| REGC | Regulator bypass capacitor | Requires 0.47–1 μF capacitor to VSS; stabilizes internal voltage regulator for noise-immune operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables sub-μA sleep with selective peripheral wake-up - ideal for energy-harvesting sensor nodes. |
| Data flash BGO (Background Operation) | Allows uninterrupted program execution while rewriting non-volatile storage - essential for fail-safe firmware updates. |
| Event Link Controller (ELC) | Eliminates CPU overhead by chaining peripheral triggers (e.g., timer overflow → ADC conversion → DTC transfer). |
| On-chip voltage detector (LVD) | 14-level programmable threshold with interrupt/reset options - prevents data corruption during supply dips. |
| Hardware CRC calculator | Accelerates checksum computation for communication protocols and memory integrity verification. |
| Peripheral I/O redirection (PIOR) | Reassigns functions like UART or SPI to alternate pins without PCB redesign - improves layout flexibility. |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Brushless DC motor drive in HVAC blowers with thermal protection and speed regulation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, managing gate drivers via PWM, and sampling current/voltage via 10-bit ADC. Use Value: 44 DMIPS processing headroom and 16-channel ADC enable simultaneous multi-phase current sensing and real-time torque calculation. | Use Scenario: DIN-rail mounted electricity meter with tamper detection and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations, LCD driving, secure firmware updates, and isolated UART communication. Use Value: Integrated 8 KB data flash with 1M-cycle endurance supports secure storage of calibration constants and usage logs without external EEPROM. |
| Battery-Powered Sensor Node | Automotive Body Control Module |
Use Scenario: Wireless temperature/humidity node powered by CR2032 with BLE interface. IC Role / Device Role / Timing Role: Low-power sensor aggregator with RTC wake-up, ADC sampling, and SPI-to-BLE bridge logic. Use Value: 0.60 μA RTC+LVD mode extends battery life >10 years; SNOOZE mode allows UART-triggered wake-up with <1 μs latency. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN bus interface. IC Role / Device Role / Timing Role: LIN transceiver host MCU managing PWM dimming, switch debouncing, and diagnostic reporting. Use Value: –40°C to +105°C rating and built-in LVD ensure reliable operation in vehicle cabin environments; UART/LIN support simplifies ECU integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104CGANA#W0 | 128 KB flash, 16 KB RAM, same 32-pin HWQFN package and peripheral set. | Higher code density for complex protocol stacks (e.g., Modbus TCP + security). | Select when firmware size exceeds 96 KB or additional RAM is needed for larger buffers. |
| R5F104BGAFP#V0 | Same flash/RAM specs but in 32-pin LQFP (7×7 mm, 0.8 mm pitch) package. | Easier hand-soldering and prototyping; lower thermal performance than HWQFN. | Choose for lab validation or low-volume production where thermal constraints are less stringent. |
Compared with R5F104CGANA#W0, the R5F104BGANA#W0 trades flash capacity for cost-sensitive designs, while versus R5F104BGAFP#V0 it offers superior thermal dissipation and board space efficiency in compact industrial enclosures.
Availability
R5F104BGANA#W0 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and battery-powered sensor nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F104BGANA#W0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power embedded applications demanding high integration, robust industrial qualification, and long-term supply assurance - especially in motor control, sensing, and human-machine interface systems.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BGANA#W0?
The R5F104BGANA#W0 operates at up to 32 MHz and achieves 44 DMIPS performance. This metric reflects its real-world instruction throughput using the EEMBC CoreMark benchmark, enabling deterministic execution of control algorithms and communication stacks in time-critical applications such as motor commutation and sensor fusion.
Does the R5F104BGANA#W0 support background data flash rewriting while executing application code?
Yes, the R5F104BGANA#W0 supports Background Operation (BGO) for data flash. This allows the CPU to continue running application code from program memory while simultaneously rewriting the 8 KB data flash - a critical capability for over-the-air firmware updates and secure parameter storage without system interruption.
What is the analog input capability of the R5F104BGANA#W0, including resolution, channel count, and reference options?
The R5F104BGANA#W0 integrates a 10-bit successive-approximation ADC with 16 analog input channels. It supports both internal reference (1.45 V) and external references via AVREFP/AVREFM pins, enabling flexible measurement ranges from 0–VDD or differential configurations for noise-immune sensor interfacing in industrial environments.
How does the SNOOZE mode function in the R5F104BGANA#W0, and what peripherals can trigger wake-up?
SNOOZE mode in the R5F104BGANA#W0 allows selected peripherals (e.g., UART, ADC, RTC) to remain active while the CPU is halted, reducing current draw to ~1.2 μA. Wake-up is triggered by events such as UART frame reception, ADC conversion completion, or RTC alarm - enabling rapid response without full CPU restart latency.
What packaging and thermal specifications apply to the R5F104BGANA#W0, and how should the exposed die pad be handled?
The R5F104BGANA#W0 uses a 32-pin HWQFN package (5 × 5 mm, 0.5 mm pitch) with an exposed die pad. Renesas recommends connecting this pad directly to VSS using multiple thermal vias to improve heat dissipation and electrical stability - especially important for sustained 32 MHz operation in +105°C industrial environments.
R5F104BGANA#W0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BGANA#W0 FAQ
1.How can I place an order for R5F104BGANA#W0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BGANA#W0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BGANA#W0 reliable?
The price and inventory of R5F104BGANA#W0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BGANA#W0 is usually 5 days.
3.What payment methods are accepted for R5F104BGANA#W0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BGANA#W0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BGANA#W0?
R5F104BGANA#W0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BGANA#W0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BGANA#W0?
For technical support, including R5F104BGANA#W0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BGANA#W0 requirements.
6.How does Aetrix verify that R5F104BGANA#W0 is sourced from the original manufacturer or authorized distributors?
All R5F104BGANA#W0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BGANA#W0 meets industry standards.
7.What is the process for return or replacement of R5F104BGANA#W0?
All R5F104BGANA#W0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BGANA#W0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BGANA#W0 part is unused and in its original packaging.
Return procedure for R5F104BGANA#W0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BGANA#W0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

