Renesas R5F104BGDFP#X0
- Part No.:
- R5F104BGDFP#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
R5F104BGDFP#X0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,652
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BGDFP#X0 from Renesas is a 32-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 44-pin LQFP-0.8 mm package, operating from 1.6–5.5 V at -40 to +85°C (industrial grade D). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates 10-bit ADC (20 channels), UART/SPI/I²C interfaces, RTC, and on-chip debug.
For engineers reviewing the R5F104BGDFP#X0 datasheet, R5F104BGDFP#X0 pinout, R5F104BGDFP#X0 application, or R5F104BGDFP#X0 equivalent, this page provides verified technical context, key specifications, package details, real-world use cases, and validated alternative options for industrial control, sensor nodes, and low-power embedded systems design.
Technical Context
The R5F104BGDFP#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem comprises 96 KB code flash (1 KB block size), 4 KB data flash (1M rewrite cycles), and 12 KB SRAM.
Peripheral integration includes Timer Array Unit (TAU) with 8 channels, 1-channel RTC with calendar/alarm, 1-channel watchdog timer, 10-bit ADC with internal 1.45 V reference and temperature sensor, and serial interfaces: 3× UART (LIN-capable), up to 8× CSI (SPI-compatible), and up to 10× I²C. Power management supports HALT, STOP, and SNOOZE modes with on-chip POR and 14-level LVD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash with 1 KB erase blocks, security lock, and self-programming |
| Data Flash | 4 KB with background operation (BGO) and 1,000,000 write cycles |
| RAM | 12 KB on-chip SRAM for program/data storage and flash library operation |
| ADC | 10-bit resolution, 20 input channels, internal 1.45 V reference, and integrated temperature sensor |
| Power Supply | 1.6–5.5 V single supply; 66 μA/MHz active current; 0.60 μA in RTC+LVD-only mode |
| Operating Temp | -40 to +85°C (industrial D-grade), qualified for long-term reliability in harsh environments |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), JEDEC standard PLQP0044GC-A footprint, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and trace clock output; supports asynchronous communication and debugging |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive, timer output, and trace clock; enables full-duplex serial interface with hardware timing |
| P10–P17 | SPI/I²C/UART peripheral pins | Configurable multi-function ports for CSI (SPI), I²C, and UART channels - e.g., P14 = RxD2/SDA20, P15 = SCK20/SCL20 |
| P20–P27 | ANI0–ANI7 analog inputs | Eight dedicated ADC input channels with AVREFP/AVREFM reference support; usable for sensor signal acquisition |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 | Real-time clock interrupt output and general-purpose timer I/O; enables precise timekeeping and event triggering |
| RESET | Active-low reset input | Hardware reset initiation with internal pull-up; compatible with external reset supervisors and power-on sequencing |
| VDD / VSS | Power supply and ground | Dual power pins per side for noise reduction; requires local 0.1 μF decoupling and REGC capacitor (0.47–1 μF) |
| REGC | Regulator capacitor terminal | Connects to VSS via 0.47–1 μF capacitor to stabilize internal voltage regulator for low-noise operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables battery-powered operation >10 years in RTC+LVD mode (0.60 μA); reduces system energy budget significantly |
| On-chip data flash with BGO | Allows firmware updates or parameter logging while executing application code from main flash - no runtime interruption |
| Multi-channel serial interface flexibility | 3 UARTs (one LIN-compliant), up to 8 CSI, up to 10 I²C - eliminates need for external protocol translators in mixed-interface systems |
| Integrated temperature sensor & 1.45 V reference | Enables self-calibrating sensor nodes without external components; reduces BOM cost and PCB area for thermal monitoring |
| Peripheral I/O redirection (PIOR0/1) | Permits dynamic remapping of serial/ADC/timer functions to alternate pins - improves layout routing and design reuse |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Compact BLDC motor driver in HVAC actuators requiring closed-loop speed control and fault reporting over UART. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, managing PWM generation via TAU timers, and communicating status via UART/LIN. Use Value: 44 DMIPS processing headroom handles real-time control loops; 10-bit ADC resolves current sensing with ±1 LSB accuracy; ultra-low STOP mode extends battery life during standby. |
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and CO₂ using analog and I²C sensors. IC Role / Device Role / Timing Role: System-on-chip host managing sensor polling, data fusion, RTC-timed wakeups, and wireless module handshaking via UART. Use Value: Integrated temperature sensor and 1.45 V reference eliminate external calibration components; 0.60 μA RTC+LVD mode enables 5+ year coin-cell operation. |
| Energy Metering Interface | Home Appliance UI Controller |
Use Scenario: Pulse-counting and tariff-switching interface in DIN-rail electricity meters interfacing with metrology ICs via SPI and GPIO. IC Role / Device Role / Timing Role: Communication bridge and tariff logic engine using CSI for metrology IC readout and RTC for time-of-use billing. Use Value: 4 KB data flash stores tariff tables and usage logs with 1M endurance; BGO allows background logging during active metering cycles. |
Use Scenario: Keypad, LED, and buzzer controller in washing machines with touch feedback, cycle timing, and safety interlocks. IC Role / Device Role / Timing Role: Dedicated UI processor handling key scan (KR0–KR7), buzzer output (PCLBUZ0/1), and display timing via TAU PWM. Use Value: On-chip key interrupt and programmable buzzer controller reduce external logic; 12 KB RAM accommodates GUI state machine and animation buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104CGDFP#X0 | 128 KB flash, 16 KB RAM, same 44-pin LQFP-0.8 mm package and peripheral set | Supports larger firmware images and more complex data buffering; identical pinout and software compatibility | Select when firmware exceeds 96 KB or additional RAM is needed for communication stacks or logging |
| R5F104BGAFP#V0 | Same 96 KB/12 KB spec but in 32-pin LQFP-0.8 mm (PLQP0032GB-A) with reduced I/O (26 pins vs. 34) | Fits space-constrained designs where fewer analog/digital peripherals are required | Choose for cost-optimized or compact layouts where 44-pin count is unnecessary and I/O count can be reduced |
Compared with R5F104CGDFP#X0, the R5F104BGDFP#X0 trades flash/RAM headroom for identical peripheral functionality in the same footprint; versus R5F104BGAFP#V0, it delivers 8 additional I/O pins and full peripheral access at the cost of slightly larger board area.
Availability
R5F104BGDFP#X0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, and energy metering interfaces requiring stable component supply, long lifecycle assurance, and automotive-grade traceability.
Supply support for R5F104BGDFP#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power embedded applications demanding high integration, robust qualification, and toolchain maturity - especially in industrial automation and consumer appliances.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104BGDFP#X0?
The R5F104BGDFP#X0 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. This frequency is achievable across the full 1.6–5.5 V supply range and -40 to +85°C temperature range, with oscillator accuracy maintained at ±1.0% under those conditions. The R5F104BGDFP#X0 supports dynamic clock switching to lower frequencies (e.g., 32.768 kHz) for ultra-low-power RTC operation without sacrificing timing precision.
Does the R5F104BGDFP#X0 support in-circuit debugging and programming?
Yes, the R5F104BGDFP#X0 includes full on-chip debug functionality compatible with Renesas E2 studio and CS+ IDEs. It supports SWD-based debugging via dedicated TOOL0/TOOLRxD/TOOLTxD pins (P40, P50, P51), enabling breakpoints, watchpoints, and real-time variable inspection. Flash self-programming is supported with boot swap and flash shield window features, allowing secure firmware updates in the field without external programmers.
How many analog input channels does the R5F104BGDFP#X0 ADC support, and what reference options are available?
The R5F104BGDFP#X0 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19). It supports dual reference configurations: external AVREFP/AVREFM pins or internal 1.45 V reference voltage. The internal reference is factory-trimmed and stable across temperature, enabling accurate sensor measurements without external voltage references - critical for compact, low-BOM designs like smart thermostats or portable diagnostics.
What serial communication interfaces are integrated into the R5F104BGDFP#X0?
The R5F104BGDFP#X0 integrates three UART modules (one LIN-bus compliant), up to eight CSI channels (SPI-compatible), and up to ten I²C channels. These are implemented as flexible peripheral units assignable to multiple pin combinations via PIOR registers. For example, P14/P15 support SDA20/SCL20 (I²C), while P10–P13 support SCK11/SDA11/SO11/TxD2 for mixed SPI/UART operation - enabling concurrent communication with displays, sensors, and host controllers without external bus expanders.
Is the R5F104BGDFP#X0 pin-compatible with other RL78/G14 variants in the same package?
Yes, all RL78/G14 devices in the 44-pin LQFP-0.8 mm package (e.g., R5F104AGDFP#X0, R5F104CGDFP#X0, R5F104EGDFP#X0) share identical pinouts and electrical characteristics. This allows direct hardware reuse across memory variants - for example, upgrading from 48 KB to 96 KB flash requires only a firmware and BOM change, with no PCB modification. Pin compatibility is guaranteed by Renesas' family-wide mechanical and functional specification alignment.
R5F104BGDFP#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BGDFP#X0 FAQ
1.How can I place an order for R5F104BGDFP#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BGDFP#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BGDFP#X0 reliable?
The price and inventory of R5F104BGDFP#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BGDFP#X0 is usually 5 days.
3.What payment methods are accepted for R5F104BGDFP#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BGDFP#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BGDFP#X0?
R5F104BGDFP#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BGDFP#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BGDFP#X0?
For technical support, including R5F104BGDFP#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BGDFP#X0 requirements.
6.How does Aetrix verify that R5F104BGDFP#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104BGDFP#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BGDFP#X0 meets industry standards.
7.What is the process for return or replacement of R5F104BGDFP#X0?
All R5F104BGDFP#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BGDFP#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BGDFP#X0 part is unused and in its original packaging.
Return procedure for R5F104BGDFP#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BGDFP#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

