Renesas R5F104BGGNA#W0
- Part No.:
- R5F104BGGNA#W0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
R5F104BGGNA#W0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 32HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,723
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104BGGNA#W0 from Renesas is a 32-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and industrial-grade -40°C to +105°C operation (G-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates UART, I²C, SPI, 16-bit timers, 10-bit ADC (16 channels), and on-chip RTC - deployed in smart metering and industrial sensor nodes.
For engineers reviewing the R5F104BGGNA#W0 datasheet, R5F104BGGNA#W0 pinout, R5F104BGGNA#W0 application, or R5F104BGGNA#W0 equivalent, key selection criteria include its G-grade temperature rating, HWQFN-32 package with 0.5 mm pitch, integrated data flash (8 KB), and support for background data flash rewriting (BGO) without halting program execution.
Technical Context
The R5F104BGGNA#W0 implements the RL78 CPU core with a 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz ultra-low-power mode). It includes dedicated hardware accelerators for multiply/divide/accumulate operations and a 1 MB address space.
Its peripheral set is orchestrated via Event Link Controller (ELC) enabling direct event-triggered peripheral activation without CPU intervention, and Data Transfer Controller (DTC) supporting block, repeat, and chain transfer modes - reducing interrupt overhead in real-time control loops and sensor data acquisition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline and 1 MB address space |
| Max Clock Speed | 32 MHz - delivers 44 DMIPS for deterministic real-time control |
| Flash Memory | 96 KB code flash + 8 KB data flash - supports self-programming with boot swap and flash shield window |
| RAM | 12 KB on-chip RAM - sufficient for RTOS stacks and sensor buffer handling |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD - enables battery-powered operation >10 years |
| Analog Peripherals | 10-bit ADC (16 ch), 8-bit DAC (2 ch), 2 comparators, internal 1.45 V reference & temp sensor |
| Operating Temp | -40°C to +105°C (G-grade) - qualified for industrial motor drives and HVAC controllers |
Pinout & Package
Package: 32-pin HWQFN (5 × 5 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Pin count and footprint match JEDEC MO-220WEED.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; debug clock input - enables dual-role serial comms and timing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; debug clock output - supports full-duplex comms and trace sync |
| P10–P17 | SPI/I²C/UART/Timer I/O | Multiplexed serial interfaces (CSI, UART, I²C) and timer I/O - configurable per PIOR registers |
| P20–P23 | ANI0–ANI3 / AVREFP / AVREFM / ANO0 / ANO1 | Analog inputs with differential reference support - enables precision ratiometric sensing |
| P30–P31 | INTP3 / RTC1HZ / TI03 / TO03 / PCLBUZ0 | Real-time clock output and buzzer/timer control - simplifies timekeeping and audible alerts |
| P121/P122 | X1 / X2 | Crystal oscillator connections for 32.768 kHz RTC or up to 20 MHz main clock - ensures accurate timing |
| REGC | Regulator capacitor terminal | Requires 0.47–1 μF capacitor to VSS - stabilizes on-chip voltage regulator for low-noise analog operation |
| VDD/VSS | Power supply pins | Single 1.6–5.5 V supply - eliminates need for external level shifters in mixed-voltage systems |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA with RTC + LVD active - extends battery life in wireless sensor endpoints |
| Background Data Flash Rewrite (BGO) | Execute code from flash while rewriting 8 KB data flash - enables field firmware updates without interruption |
| Event Link Controller (ELC) | Direct peripheral-to-peripheral triggering (e.g., ADC conversion → DMA transfer) - reduces CPU load by >40% in data logging |
| On-chip debug interface | Fully integrated with Renesas E2 emulator - eliminates need for external debug probes in production programming |
| Dual-voltage I/O capability | Interface directly with 1.8 V, 2.5 V, or 3.3 V peripherals - avoids external level translators in multi-rail designs |
Applications
| Smart Energy Metering | Industrial Motor Control |
|---|---|
Use Scenario: Bidirectional energy measurement with tamper detection and secure over-the-air firmware updates. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing RS-485/PLC communication, and scheduling secure flash updates. Use Value: 96 KB flash stores dual firmware images; BGO enables seamless update; 10-bit ADC achieves ±0.5% current/voltage accuracy. | Use Scenario: Closed-loop speed/position control of BLDC motors in HVAC blowers and pumps. IC Role / Device Role / Timing Role: Real-time PWM generation, ADC sampling of phase currents, and PID computation at ≤100 μs loop intervals. Use Value: 16-bit TAU timers provide 15.6 ns PWM resolution; ELC synchronizes ADC triggers with PWM edges; G-grade temp rating ensures reliability at 105°C ambient. |
| Wireless Sensor Node | Building Automation Controller |
Use Scenario: Battery-powered CO₂, temperature, and humidity monitoring node with LoRaWAN backhaul. IC Role / Device Role / Timing Role: Sensor hub aggregating data, performing local calibration, and managing ultra-low-power sleep/wake cycles. Use Value: 0.60 μA STOP mode extends 2×AA battery life to >7 years; integrated temp sensor enables on-chip compensation; UART/I²C support multiple sensor ICs. | Use Scenario: DIN-rail mounted controller managing lighting, blinds, and HVAC via DALI, KNX, and BACnet MS/TP. IC Role / Device Role / Timing Role: Protocol gateway translating between wired building bus standards and local sensor/actuator interfaces. Use Value: Multiple UART/I²C/CSI channels handle concurrent protocols; 12 KB RAM buffers protocol translation tables; G-grade rating suits panel-mount thermal environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BGGLA#W0 | Same core, flash, RAM, and peripherals; WFLGA-36 package (4 × 4 mm) | Higher pin count enables more GPIO and analog channels; smaller footprint but no exposed pad | Select for space-constrained PCBs needing ≥36 pins and enhanced thermal dissipation via solder paste under die |
| R5F104GGLA#W0 | RL78/G14 variant with 128 KB flash, 16 KB RAM, same 32-pin HWQFN package | Additional flash/RAM supports larger protocol stacks (e.g., full BACnet/IP) and extended data logging | Select when firmware growth headroom or longer data retention (e.g., 30-day sensor history) is required |
Compared with R5F104BGGNA#W0, R5F104BGGLA#W0 offers identical functionality in a smaller WFLGA package ideal for miniaturized designs, while R5F104GGLA#W0 provides scalable memory for complex building automation firmware - both retain G-grade temperature qualification and BGO capability.
Availability
R5F104BGGNA#W0 is available at Aetrix Electronics and suitable for smart metering, industrial motor control, and wireless sensor node applications requiring stable component supply across long product lifecycles.
Supply support for R5F104BGGNA#W0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose applications - balancing performance, integration, and energy efficiency for industrial controls and sensor edge devices.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104BGGNA#W0?
The R5F104BGGNA#W0 operates at a maximum frequency of 32 MHz and delivers 44 DMIPS (Dhrystone MIPS) under those conditions. This performance level is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set, enabling deterministic real-time response in motor control and sensor fusion applications. The R5F104BGGNA#W0 maintains this rating across its full industrial temperature range (-40°C to +105°C).
Does the R5F104BGGNA#W0 support background data flash rewriting (BGO), and what is the endurance specification?
Yes, the R5F104BGGNA#W0 supports Background Operation (BGO) for data flash rewriting, allowing program execution from code flash while simultaneously erasing or programming the 8 KB data flash. Its data flash endurance is rated at 1,000,000 write/erase cycles (typical), with rewrite voltage supported across the full VDD range of 1.8 V to 5.5 V - enabling robust field firmware updates and parameter storage in harsh industrial environments.
What are the analog capabilities of the R5F104BGGNA#W0, including ADC resolution, channel count, and reference options?
The R5F104BGGNA#W0 integrates a 10-bit successive-approximation ADC with 16 analog input channels, supporting single-ended and differential measurements. It includes an internal 1.45 V reference voltage and a built-in temperature sensor. Users may select either the internal reference or an external reference applied to AVREFP/AVREFM pins, enabling high-accuracy ratiometric sensing for current monitoring, battery voltage tracking, and environmental sensing in industrial applications.
How does the R5F104BGGNA#W0 achieve ultra-low power consumption, and what is its minimum current draw in STOP mode?
The R5F104BGGNA#W0 achieves ultra-low power via multiple low-power modes: HALT, STOP, and SNOOZE. In STOP mode with only the real-time clock (RTC) and low-voltage detector (LVD) enabled, it draws just 0.60 μA (typical) at VDD = 3.0 V and TA = 25°C. This enables multi-year battery operation in wireless sensors and portable industrial instruments, with fast wake-up (< 4 μs) from STOP mode via external interrupts or RTC alarms.
Is the R5F104BGGNA#W0 pin-compatible with other RL78/G14 variants in the same HWQFN-32 package, and what design considerations apply to the REGC pin?
Yes, the R5F104BGGNA#W0 is pin-compatible with all RL78/G14 variants in the 32-pin HWQFN package (e.g., R5F104BGANA#W0, R5F104BGDNA#W0), sharing identical pinout, electrical characteristics, and footprint. The REGC pin requires a 0.47–1 μF ceramic capacitor connected directly to VSS to stabilize the on-chip voltage regulator - omission or undersizing causes analog noise and potential reset instability, especially during ADC conversions or LVD monitoring.
R5F104BGGNA#W0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 22
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 8x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104BGGNA#W0 FAQ
1.How can I place an order for R5F104BGGNA#W0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104BGGNA#W0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104BGGNA#W0 reliable?
The price and inventory of R5F104BGGNA#W0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104BGGNA#W0 is usually 5 days.
3.What payment methods are accepted for R5F104BGGNA#W0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104BGGNA#W0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104BGGNA#W0?
R5F104BGGNA#W0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104BGGNA#W0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104BGGNA#W0?
For technical support, including R5F104BGGNA#W0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104BGGNA#W0 requirements.
6.How does Aetrix verify that R5F104BGGNA#W0 is sourced from the original manufacturer or authorized distributors?
All R5F104BGGNA#W0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104BGGNA#W0 meets industry standards.
7.What is the process for return or replacement of R5F104BGGNA#W0?
All R5F104BGGNA#W0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104BGGNA#W0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104BGGNA#W0 part is unused and in its original packaging.
Return procedure for R5F104BGGNA#W0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104BGGNA#W0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

