My Inquiry
My Account
Renesas R5F104EAGNA#20
- Part No.:
- R5F104EAGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104EAGNA#20.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 40HWQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104EAGNA#20 from Renesas is a 40-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 48 KB flash, 5.5 KB RAM, and 8 KB data flash, operating at 1.6–5.5 V and supporting -40°C to +105°C industrial temperature range (G-grade). It integrates 10-bit ADC (16 channels), UART/SPI/I²C interfaces, RTC, watchdog timer, and ultra-low-power modes (0.60 μA in STOP with RTC+LVD).
For engineers reviewing the R5F104EAGNA#20 datasheet, R5F104EAGNA#20 pinout, R5F104EAGNA#20 application, or R5F104EAGNA#20 equivalent, key selection criteria include its G-grade industrial temp rating, 40-pin 6×6 mm HWQFN package with exposed pad, integrated 8 KB data flash with 1M-cycle endurance, and support for background operation during flash rewriting.
Technical Context
The R5F104EAGNA#20 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem features 48 KB code flash (1 KB block size), 5.5 KB SRAM, and 8 KB data flash with background operation (BGO) enabled.
Peripheral integration includes 16-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, dual UART (one with LIN support), up to 8 CSI/SPI channels, 4–10 I²C channels, 8–12 16-bit timers (including TAU, RJ, RD, RG), real-time clock with calendar/alarm, and event link controller (ELC) for hardware-triggered peripheral chaining.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 48 KB code flash with 1 KB erase blocks, security lock, and self-programming capability |
| Data Flash | 8 KB with background operation (BGO), 1,000,000 write cycles, rewrite voltage 1.8–5.5 V |
| RAM | 5.5 KB on-chip SRAM, including dedicated areas for flash library use (start address FE900H) |
| ADC | 10-bit resolution, 16 analog inputs, internal 1.45 V reference, integrated temperature sensor |
| Operating Temp | -40°C to +105°C (G-grade industrial), qualified per AEC-Q100 Class 0 requirements |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active), SNOOZE for low-latency wake-up |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch) with exposed die pad recommended to be connected to VSS. Pin count and footprint match JEDEC MO-220WEED-2 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock input; supports asynchronous serial communication and trace timing |
| P01 | RxD1 / TO00 / TRGCLKB | UART receive, timer output, and secondary debug clock; enables full-duplex UART and synchronized peripheral triggering |
| P10–P17 | SPI/I²C/UART/Timer I/O group | Multi-function pins supporting CSI (SPI), I²C, UART, and timer capture/compare with peripheral I/O redirection (PIOR0/1) |
| P20–P27 | ADC input / AVREFP / AVREFM | Analog input channels (ANI0–ANI7), plus dedicated analog reference voltage terminals for precision measurement |
| P30–P31 | RTC1HZ / INT / Timer I/O | Real-time clock output (1 Hz), external interrupt, and timer I/O; enables low-power timekeeping and event-driven wake-up |
| P50–P51 | RxD0/TxD0 / TOOLRxD/TOOLTxD | Dedicated on-chip debugging interface (SWD-compatible) with separate UART signals for tool communication |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 µF capacitor to VSS for internal LDO stability; critical for reliable low-power operation |
| VDD / VSS | Power supply / Ground | Single 1.6–5.5 V supply; VSS must connect to exposed die pad for thermal and noise performance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA current draw while maintaining RTC and LVD functionality - enables multi-year battery life in metering applications |
| Background data flash rewrite | Execute code from flash while rewriting 8 KB data flash - eliminates firmware interruption during field updates |
| Hardware event linking (ELC) | 19–26 peripheral events directly chained without CPU intervention - reduces latency and ISR overhead in motor control |
| Integrated temperature sensor | On-die sensor calibrated to ±2°C accuracy - enables thermal monitoring without external components |
| Multi-voltage I/O | I/O pins tolerate 1.8 V, 2.5 V, and 3 V logic levels - simplifies interfacing with mixed-voltage peripherals |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Battery-powered electricity/water/gas meter with 10+ year lifespan and remote firmware updates. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, RTC-based billing intervals, secure data logging, and OTA update coordination. Use Value: 0.60 μA STOP mode extends battery life; 8 KB data flash with BGO enables safe field updates without service interruption. | Use Scenario: Wireless vibration/temperature/pressure node in factory automation with edge preprocessing. IC Role / Device Role / Timing Role: Sensor fusion hub collecting analog/digital inputs, running FFT or threshold algorithms, and scheduling LoRaWAN transmissions. Use Value: 16-channel 10-bit ADC with internal reference and temperature sensor eliminates external components; ELC reduces CPU load during high-frequency sampling. |
| Home Appliance Control | Automotive Body Electronics |
Use Scenario: Washing machine main control board requiring motor commutation, user interface, and safety monitoring. IC Role / Device Role / Timing Role: Real-time motor timing controller (via TAU timers), touch/key scan manager, and fault detection supervisor. Use Value: 12-channel 16-bit timer array supports precise BLDC commutation; HALT mode achieves 66 μA/MHz efficiency during idle UI polling. | Use Scenario: Seat control module with position sensing, memory recall, and LIN communication to body domain controller. IC Role / Device Role / Timing Role: LIN transceiver interface controller with integrated UART+LIN protocol support and EEPROM-like data retention. Use Value: UART with LIN bus support enables direct connection to vehicle network; 8 KB data flash replaces external EEPROM for seat position storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EGGNA#20 | 96 KB flash, 12 KB RAM, same 40-pin HWQFN package and G-grade temp range | Higher code density for complex motor control or protocol stacks; identical pinout and peripheral set | Select when firmware exceeds 48 KB or requires larger RAM buffer for communication stacks |
| R5F104LEAGNA#20 | 512 KB flash, 48 KB RAM, 64-pin LQFP (12×12 mm, 0.65 mm pitch), G-grade | Significantly expanded memory and I/O count; not pin-compatible due to larger package and pin count | Choose for next-generation designs needing scalability, additional UART/I²C channels, or more ADC inputs |
Compared with R5F104EGGNA#20, the R5F104EAGNA#20 trades flash/RAM capacity for cost-sensitive volume production; versus R5F104LEAGNA#20, it offers footprint and BOM reduction where 48 KB flash suffices and PCB space is constrained.
Availability
R5F104EAGNA#20 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, home appliance control, and automotive body electronics requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F104EAGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family delivers true low-power performance (66 μA/MHz, 0.60 μA STOP) for cost-sensitive industrial and consumer applications requiring robust analog integration, secure firmware, and long-term supply assurance.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104EAGNA#20?
The R5F104EAGNA#20 operates up to 32 MHz with a typical current consumption of 66 μA per MHz in HALT mode. At full 32 MHz operation with peripherals active, total supply current is approximately 2.1 mA (VDD = 3.3 V, TA = 25°C), while STOP mode draws only 0.60 μA when RTC and LVD remain active - enabling decade-long battery life in metering applications.
Does the R5F104EAGNA#20 support in-system programming and secure firmware updates?
Yes, the R5F104EAGNA#20 supports full in-system programming via on-chip debug interface and includes flash shield window protection, block erase prohibition, and boot swapping. Its 8 KB data flash allows background rewriting (BGO) while executing application code - enabling secure, atomic firmware updates without system interruption.
What analog peripherals are integrated into the R5F104EAGNA#20?
The R5F104EAGNA#20 integrates a 10-bit ADC with 16 input channels, internal 1.45 V reference voltage, and an on-die temperature sensor. It also includes two comparator channels (selectable high/low-speed or window mode) and an 8-bit DAC with up to two output channels - all operating across the full 1.6–5.5 V supply range.
Is the R5F104EAGNA#20 pin-compatible with other RL78/G14 variants in the same package?
Yes, all RL78/G14 devices in the 40-pin HWQFN package (e.g., R5F104EGGNA#20, R5F104EHGNA#20) share identical pinout, electrical characteristics, and peripheral mapping. Firmware and PCB layout are interchangeable across these variants - only flash/RAM capacities and minor feature enablements differ.
What development tools and software support are available for the R5F104EAGNA#20?
Renesas provides the CS+ IDE with compiler, debugger, and flash programming tools; e² studio with GCC-based toolchain; and the RL78/G14 Target Board (YRDKRL78G14) for rapid prototyping. Middleware includes FDL (Flash Data Loader), USB/USB CDC drivers, and LIN protocol stack - all validated for R5F104EAGNA#20 and documented in R20UT2944 and R01AN1309.
R5F104EAGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 9x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104EAGNA#20 FAQ
1.How can I place an order for R5F104EAGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104EAGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104EAGNA#20 reliable?
The price and inventory of R5F104EAGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104EAGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104EAGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104EAGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104EAGNA#20?
R5F104EAGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104EAGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104EAGNA#20?
For technical support, including R5F104EAGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104EAGNA#20 requirements.
6.How does Aetrix verify that R5F104EAGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104EAGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104EAGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104EAGNA#20?
All R5F104EAGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104EAGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104EAGNA#20 part is unused and in its original packaging.
Return procedure for R5F104EAGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104EAGNA#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
