Renesas R5F104EAGNA#W0
- Part No.:
- R5F104EAGNA#W0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104EAGNA#W0.pdf
- Description:
- IC MCU 16BIT 16KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,049
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104EAGNA#W0 from Renesas is a 40-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 64 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40 to +105°C (industrial G-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates UART, I²C, CSI, 16-bit timers, 10-bit ADC (16 channels), and RTC with calendar.
For engineers reviewing the R5F104EAGNA#W0 datasheet, R5F104EAGNA#W0 pinout, R5F104EAGNA#W0 application, or R5F104EAGNA#W0 equivalent, key selection criteria include industrial-temperature operation, embedded control with integrated analog peripherals, low-power sensor interface capability, and compatibility with Renesas' RL78 ecosystem tools including CS+ and e² studio.
Technical Context
The R5F104EAGNA#W0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It uses on-chip high-accuracy ±1.0% oscillator (selectable 1–64 MHz) and includes dedicated low-speed oscillator for watchdog timer.
Peripheral integration centers on event-driven efficiency: Event Link Controller (ELC) enables direct hardware linking of 19–26 event sources to peripherals without CPU intervention, while Data Transfer Controller (DTC) supports background data movement via normal, repeat, and block transfer modes with chain functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Clock Speed | 32 MHz - delivers 44 DMIPS for deterministic real-time control tasks |
| Flash Memory | 64 KB code flash with 1 KB block size, self-programming, and boot swap function |
| Data Flash | 4 KB with 1,000,000 write cycles and background operation (BGO) support |
| RAM | 5.5 KB on-chip RAM - sufficient for RTOS stacks, communication buffers, and sensor data processing |
| ADC | 10-bit resolution, 16-channel SAR ADC with internal 1.45 V reference and temperature sensor |
| Power Supply | 1.6–5.5 V single supply - enables direct battery operation (e.g., 2×AA, LiSOCl₂) without external regulators |
| Operating Temp | -40 to +105°C (G-grade) - qualified for industrial motor drives, HVAC controls, and smart meters |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch) with exposed die pad recommended to be connected to VSS for thermal and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock - enables dual-role serial debug interface |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive and timer output - supports full-duplex comms and pulse generation |
| P10–P17 | CSI/I²C/UART/SCL/SDA/SO/SI pins | Configurable multi-protocol serial interface bank - reduces external level-shifting needs for mixed-voltage systems |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM | Analog input channels with dedicated reference pins - allows ratiometric sensing and noise-rejecting differential measurements |
| P30 | RTC1HZ / SCK00 / SCL00 / TRJO0 | Real-time clock 1 Hz output and I²C master clock - simplifies timekeeping and sensor bus control in low-power sleep states |
| P50/P51 | RxD0/TxD0 / TOOLRxD/TOOLTxD | Dedicated on-chip debug UART - enables firmware updates and diagnostics without external USB-UART bridge |
| REGC | Regulator capacitor terminal | Requires 0.47–1 μF capacitor to VSS - stabilizes internal voltage regulator for consistent low-power operation |
| VDD/VSS | Power supply pins | Single 1.6–5.5 V supply - eliminates need for separate analog/digital rails in space-constrained designs |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode | Enables peripheral-triggered wake-up (e.g., UART RX, ADC EOC) while CPU remains halted - extends battery life in intermittent-sensing applications |
| Event Link Controller (ELC) | Hardware-based peripheral chaining (e.g., ADC end-of-conversion → DMA transfer → timer trigger) - eliminates CPU polling and interrupt latency |
| Background Operation (BGO) | Allows program execution from flash while rewriting data flash - enables over-the-air firmware updates without system freeze |
| On-chip LVD | 14-level voltage detector with selectable interrupt/reset - provides robust brown-out protection for industrial environments with noisy power rails |
| Dedicated RTC with calendar | 99-year calendar, alarm, and clock correction - supports time-stamped logging and scheduled wake-up in energy-harvesting systems |
| HWQFN thermal pad | Exposed die pad improves thermal dissipation by >30% vs. non-padded QFN - sustains 32 MHz operation under continuous load at +105°C |
Applications
| Smart Energy Metering | Industrial Motor Control |
|---|---|
Use Scenario: Residential/utility electricity meter with tamper detection, tariff switching, and wireless reporting. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing LCD display, handling RS-485/PLC communication, and timestamping kWh readings. Use Value: Integrated 10-bit ADC with temperature sensor enables on-chip calibration drift compensation; RTC calendar ensures accurate billing period alignment across power outages. | Use Scenario: Brushless DC (BLDC) motor drive in HVAC blowers or pumps with closed-loop speed regulation. IC Role / Device Role / Timing Role: Real-time motion controller generating PWM signals, sampling current sensors, and executing FOC algorithms. Use Value: 16-bit Timer Array Unit (TAU) provides precise complementary PWM with dead-time insertion; 66 μA/MHz active current minimizes heat generation in sealed enclosures. |
| Wireless Sensor Node | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Battery-powered environmental sensor node transmitting temperature/humidity via LoRaWAN or NB-IoT. IC Role / Device Role / Timing Role: Low-power host MCU interfacing with analog sensors, managing radio sleep/wake cycles, and performing edge preprocessing. Use Value: 0.60 μA STOP mode with RTC+LVD active enables multi-year battery life; HWQFN package supports compact PCB layout for RF coexistence. | Use Scenario: DIN-rail mounted digital I/O expansion module for factory automation with isolated inputs/outputs. IC Role / Device Role / Timing Role: Protocol bridge between fieldbus (e.g., Modbus RTU) and local GPIO, handling debounce, filtering, and status reporting. Use Value: 16-channel ADC monitors analog sensor inputs (4–20 mA loops); ELC links external interrupt edges directly to DTC for glitch-free input capture without CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EGGNA#W0 | Same 40-pin HWQFN package, but 128 KB flash, 16 KB RAM, 8 KB data flash | Supports larger firmware images (e.g., embedded web server, advanced encryption), more complex state machines | Select when future firmware scalability or additional data logging capacity is required |
| R5F104EEGNA#W0 | Same 40-pin HWQFN, 48 KB flash, 5.5 KB RAM, 4 KB data flash - identical memory configuration except reduced code flash | Suitable for cost-sensitive designs where 64 KB is excessive; same peripheral set and low-power profile | Choose for legacy firmware porting or BOM cost optimization without sacrificing feature set |
Compared with R5F104EAGNA#W0, R5F104EGGNA#W0 offers headroom for feature-rich industrial firmware, while R5F104EEGNA#W0 maintains identical peripheral functionality at lower code density - enabling drop-in replacement in footprint-constrained designs where flash utilization is below 48 KB.
Availability
R5F104EAGNA#W0 is available at Aetrix Electronics and suitable for industrial motor control, smart metering, wireless sensor nodes, and programmable logic controller I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F104EAGNA#W0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose embedded applications - delivering optimized performance-per-milliwatt for battery-operated and thermally constrained industrial controls.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104EAGNA#W0?
The R5F104EAGNA#W0 operates up to 32 MHz with an RL78 CPU core delivering 44 DMIPS. Its high-accuracy ±1.0% on-chip oscillator eliminates external crystal requirements for many timing-critical applications, and instruction execution time scales from 0.03125 μs (at 32 MHz) to 30.5 μs (at 32.768 kHz), supporting both high-speed control and ultra-low-power RTC operation. This makes R5F104EAGNA#W0 suitable for real-time industrial control where deterministic timing and low standby current are essential.
Does the R5F104EAGNA#W0 support hardware-accelerated communication protocols beyond basic UART and I²C?
Yes, the R5F104EAGNA#W0 integrates Simplified SPI (CSI) with 3–8 channels, UART/LIN with 3–4 channels, and I²C/simplified I²C with 4–10 channels. Its Event Link Controller (ELC) enables hardware-triggered protocol handshaking - for example, linking an ADC conversion complete signal directly to a CSI transmit start, eliminating CPU involvement. This offloads timing-critical sequencing from firmware and improves system responsiveness in R5F104EAGNA#W0-based sensor fusion or motor feedback applications.
How does the R5F104EAGNA#W0 achieve ultra-low power consumption in industrial temperature ranges?
The R5F104EAGNA#W0 achieves 66 μA/MHz active current and 0.60 μA in STOP mode (RTC + LVD only) across -40 to +105°C via adaptive circuit design, multiple low-power modes (HALT, STOP, SNOOZE), and a dedicated low-speed on-chip oscillator for watchdog operation. Its G-grade qualification ensures parameter stability across the full range, and the REGC pin requires a 0.47–1 μF capacitor to VSS to stabilize the internal regulator - a critical design step verified in Renesas' hardware design guidelines for R5F104EAGNA#W0.
What analog peripherals are integrated into the R5F104EAGNA#W0, and how are they calibrated?
The R5F104EAGNA#W0 includes a 10-bit SAR ADC with 16 input channels, internal 1.45 V reference voltage, and integrated temperature sensor. It also features an 8-bit DAC (up to two channels) and up to two comparators with window mode. Calibration is supported via factory-trimmed reference values stored in ROM, and the ADC supports offset/gain adjustment registers. The on-chip temperature sensor is pre-calibrated and usable for ambient monitoring or ADC reference drift compensation - all confirmed in the R5F104EAGNA#W0 datasheet section "A/D Converter".
Is the R5F104EAGNA#W0 pin-compatible with other RL78/G14 variants in the same 40-pin HWQFN package?
Yes, all RL78/G14 devices in the 40-pin HWQFN package (including R5F104EAxxx#W0, R5F104EExxx#W0, R5F104EGxxx#W0, and R5F104EHxxx#W0) share identical pinouts and electrical characteristics per pin. This allows direct substitution within the same package family for memory or feature scaling - for example, upgrading from R5F104EAGNA#W0 (64 KB) to R5F104EGGNA#W0 (128 KB) requires no PCB changes, only firmware and toolchain updates. Pin compatibility is explicitly guaranteed in Renesas' RL78/G14 datasheet Table 1-1 and Package Outline Drawings.
R5F104EAGNA#W0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 2.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 9x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104EAGNA#W0 FAQ
1.How can I place an order for R5F104EAGNA#W0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104EAGNA#W0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104EAGNA#W0 reliable?
The price and inventory of R5F104EAGNA#W0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104EAGNA#W0 is usually 5 days.
3.What payment methods are accepted for R5F104EAGNA#W0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104EAGNA#W0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104EAGNA#W0?
R5F104EAGNA#W0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104EAGNA#W0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104EAGNA#W0?
For technical support, including R5F104EAGNA#W0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104EAGNA#W0 requirements.
6.How does Aetrix verify that R5F104EAGNA#W0 is sourced from the original manufacturer or authorized distributors?
All R5F104EAGNA#W0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104EAGNA#W0 meets industry standards.
7.What is the process for return or replacement of R5F104EAGNA#W0?
All R5F104EAGNA#W0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104EAGNA#W0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104EAGNA#W0 part is unused and in its original packaging.
Return procedure for R5F104EAGNA#W0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104EAGNA#W0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

