Renesas R5F104ECGNA#20
- Part No.:
- R5F104ECGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104ECGNA#20.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,050
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104ECGNA#20 from Renesas is a 40-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 48 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40 to +105°C (industrial G-grade), delivering 44 DMIPS at 32 MHz for low-power embedded control in motor drives, sensor nodes, and industrial HMI.
For engineers reviewing the R5F104ECGNA#20 datasheet, R5F104ECGNA#20 pinout, R5F104ECGNA#20 application, or R5F104ECGNA#20 equivalent, key selection criteria include its 40-pin 6×6 mm HWQFN-0.5 mm pitch package, integrated RTC+LVD+DTC+ELC, and support for UART/LIN, I²C, CSI, and 10-channel 10-bit ADC - all critical for space-constrained, battery-aware designs requiring high peripheral integration and thermal robustness.
Technical Context
The R5F104ECGNA#20 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), plus multiply/divide/accumulate instructions and 1 MB address space. It integrates a 12-bit interval timer, real-time clock with calendar/alarm, and watchdog timer with dedicated low-speed oscillator.
Its peripheral set includes up to 10-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, two 8-bit DAC channels, two comparators, and serial interfaces: 3–4 UART/LIN channels, 4–10 I²C/simplified I²C channels, and 3–8 CSI (SPI-compatible) channels - all configurable via Event Link Controller (ELC) for hardware-triggered event chaining without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash / Data Flash / RAM | 48 KB code flash, 4 KB data flash (1M rewrite cycles), 5.5 KB SRAM |
| Operating Voltage / Temp | 1.6–5.5 V supply; -40 to +105°C ambient (G-grade industrial) |
| ADC / DAC / Comparator | 10-bit ADC (10 ch, internal 1.45 V ref, temp sensor), dual 8-bit DAC, 2-channel comparator |
| Timers & Clock | 12-bit interval timer, RTC (calendar/alarm/correction), WDT (low-speed OSC), 64–1 MHz on-chip oscillator (±1.0% acc.) |
| Serial Interfaces | 3–4 UART/LIN, 4–10 I²C/simplified I²C, 3–8 CSI (SPI-compatible), all ELC-linked |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD), SNOOZE mode for low-latency wake-up |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Compliant with JEDEC MO-220, RoHS and MSL Level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 / P01 | TxD1/RxD1 / TO00/RxD1 | Full-duplex UART1 with TRGCLKA/B for synchronized timing in multi-node systems |
| P10–P17 | SCK11/SI11/SDA11/TRDIOD1 through TI02/TO02/TRDIOA0 | Dedicated CSI/I²C/UART/TIMER pins with peripheral I/O redirection (PIOR0/1) for flexible PCB routing |
| P20–P27 | ANI0–ANI7 / AVREFP/M / ANO0/1 | 8-channel analog input bank with selectable reference (AVREFP/M or internal 1.45 V), supports simultaneous sampling |
| P30 / P31 | INTP3/RTC1HZ/SCK00/SCL00 / TI03/TO03/INTP4/PCLBUZ0 | RTC output (1 Hz), I²C master/slave interface, and buzzer-capable timer output for UI feedback |
| P50 / P51 | INTP1/SI00/RxD0/TOOLRxD/SDA00 / INTP2/SO00/TxD0/TOOLTxD | On-chip debug UART (TOOLRxD/TOOLTxD) + full UART0 channel, enabling concurrent debug and application comms |
| P60–P62 | SCLA0 / SDAA0 / SSI00 | I²C bus interface (SCLA0/SDAA0) + synchronous serial interface (SSI) for daisy-chain sensor networks |
| P70–P73 | KR0–KR3 / SCK21/SI21/SO21 | Key return inputs (debounced) + additional CSI channel for keypad or encoder interface |
| RESET / REGC / VDD / VSS | Reset input / Regulator capacitor / Power / Ground | REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS pair supports decoupling for low-noise analog operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | 66 μA/MHz active; 0.60 μA retention with RTC+LVD enabled - extends battery life in always-on sensors |
| Background data flash rewriting (BGO) | Execute code from flash while rewriting 4 KB data flash - enables firmware updates without halting real-time tasks |
| Event Link Controller (ELC) | Hardware event chaining across 19–26 peripheral signals eliminates CPU polling overhead in time-critical sequences |
| Peripheral I/O redirection (PIOR0/1) | Reassign up to 16 peripheral functions to alternate pins - simplifies layout and avoids signal congestion |
| Integrated LVD with 14-level interrupt/reset | Configurable voltage detection (e.g., 2.7 V reset, 3.0 V interrupt) protects against brown-out in variable-load systems |
Applications
| Motor Control Interface | Industrial Sensor Node |
|---|---|
Use Scenario: Brushless DC motor drive in HVAC blower with speed feedback, fault monitoring, and LIN communication to main controller. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, managing PWM outputs via TAU timers, and handling LIN protocol stack. Use Value: Integrated 10-bit ADC (10 ch) samples current/voltage/temperature simultaneously; SNOOZE mode enables fast wake-up from sensor-triggered faults. | Use Scenario: Wireless temperature/humidity node with local display, battery management, and periodic BLE wakeup. IC Role / Device Role / Timing Role: System manager coordinating sensor acquisition, LCD refresh, battery gauge, and low-power sleep scheduling. Use Value: 0.60 μA STOP mode with RTC alarm extends 2-year battery life; internal temperature sensor reduces BOM cost. |
| Smart Appliance HMI | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Touchless control panel in commercial kitchen equipment with capacitive touch, buzzer feedback, and LED indicators. IC Role / Device Role / Timing Role: HMI processor driving segmented LCD, scanning key returns (KR0–KR3), generating buzzer tones via PCLBUZ, and managing LED dimming. Use Value: Dual 8-bit DAC outputs drive analog meters or audio transducers; PIOR0/1 allows reassignment of buzzer/timer pins to avoid trace crossovers. | Use Scenario: DIN-rail mounted I/O expansion module converting 24 V digital inputs to Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol gateway translating discrete I/O states to Modbus frames using UART0 + ELC-triggered CRC calculation. Use Value: ELC links GPIO change events directly to DTC transfers and CRC unit - achieves <10 µs response latency without CPU load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EDGNA#20 | Same 40-pin HWQFN package, but 64 KB flash, 5.5 KB RAM, 4 KB data flash; higher memory for larger firmware | Better suited for applications requiring bootloader + application partitioning or extended feature sets | Select when firmware size exceeds 48 KB or future scalability is required |
| R5F104EGGNA#20 | Same package, 96 KB flash, 12 KB RAM, 8 KB data flash; adds 2x more RAM and double data flash endurance | Enables complex data logging, multi-threaded RTOS usage, or larger buffer-based protocols (e.g., USB CDC) | Choose for high-data-throughput applications like edge preprocessing or protocol bridging |
Compared with R5F104EDGNA#20 and R5F104EGGNA#20, the R5F104ECGNA#20 provides optimal balance of cost, footprint, and resource allocation for fixed-function industrial controls where 48 KB flash and 5.5 KB RAM suffice - avoiding over-provisioning while maintaining full peripheral compatibility and thermal rating.
Availability
R5F104ECGNA#20 is available at Aetrix Electronics and suitable for industrial motor drives, smart appliance HMIs, battery-powered sensor nodes, and DIN-rail PLC modules requiring stable component supply across extended product lifecycles.
Supply support for R5F104ECGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose embedded applications - emphasizing energy efficiency, peripheral integration, and industrial-grade reliability in compact packages like the R5F104ECGNA#20.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104ECGNA#20?
The R5F104ECGNA#20 operates up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS. Its minimum instruction execution time is 0.03125 µs at this frequency, and it supports dynamic clock scaling down to 32.768 kHz (30.5 µs/instruction) for ultra-low-power RTC operation - all within the same R5F104ECGNA#20 device without external components.
Does the R5F104ECGNA#20 support LIN bus communication, and how is it implemented?
Yes, the R5F104ECGNA#20 supports LIN bus communication via its UART peripherals (channels 0–3), with built-in LIN-specific features including automatic sync field detection, checksum calculation, and break signal generation. The UART's LIN mode is configured through dedicated control registers, and the R5F104ECGNA#20's ELC can trigger LIN frame transmission upon timer or GPIO events - eliminating software overhead.
What are the data flash endurance and voltage requirements for rewriting the R5F104ECGNA#20?
The R5F104ECGNA#20 includes 4 KB of data flash rated for 1,000,000 write/erase cycles (typical). Rewriting is supported across the full operating voltage range of 1.8–5.5 V, and background operation (BGO) allows CPU code execution from program flash during data flash writes - a capability confirmed in the R5F104ECGNA#20's flash library documentation and verified in its R01DS0053EJ0370 datasheet.
How does the R5F104ECGNA#20 achieve its 0.60 μA STOP mode current specification?
The R5F104ECGNA#20 achieves 0.60 μA in STOP mode by powering down the CPU core, flash, RAM, and most peripherals while retaining only the real-time clock (RTC), low-voltage detector (LVD), and associated wakeup logic. This state is entered via software command and exited by RTC alarm, LVD event, or external interrupt - all validated for the R5F104ECGNA#20 under -40 to +105°C conditions per its G-grade industrial specification.
Can the R5F104ECGNA#20's analog-to-digital converter use an internal reference voltage, and what is its accuracy?
Yes, the R5F104ECGNA#20's 10-bit ADC supports an internal 1.45 V reference voltage, specified with ±3% accuracy over temperature and supply voltage. This eliminates the need for external reference components in cost-sensitive applications like thermostat sensing or basic power monitoring - a feature explicitly documented for the R5F104ECGNA#20 in Section 1.1 "Features" of its official datasheet R01DS0053EJ0370.
R5F104ECGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 9x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104ECGNA#20 FAQ
1.How can I place an order for R5F104ECGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104ECGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104ECGNA#20 reliable?
The price and inventory of R5F104ECGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104ECGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104ECGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104ECGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104ECGNA#20?
R5F104ECGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104ECGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104ECGNA#20?
For technical support, including R5F104ECGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104ECGNA#20 requirements.
6.How does Aetrix verify that R5F104ECGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104ECGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104ECGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104ECGNA#20?
All R5F104ECGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104ECGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104ECGNA#20 part is unused and in its original packaging.
Return procedure for R5F104ECGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104ECGNA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

