Renesas R5F104EDANA#U0
- Part No.:
- R5F104EDANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104EDANA#U0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,952
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104EDANA#U0 from Renesas is a 40-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 32 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6 V to 5.5 V at up to 32 MHz (44 DMIPS), featuring ultra-low-power HALT/STOP/SNOOZE modes, integrated RTC, 10-bit ADC (16 channels), and UART/SPI/I²C interfaces for industrial sensor control and smart metering.
For engineers reviewing the R5F104EDANA#U0 datasheet, R5F104EDANA#U0 pinout, R5F104EDANA#U0 application, or R5F104EDANA#U0 equivalent, key selection criteria include its 40-pin 6×6 mm HWQFN-0.5 mm pitch package, -40°C to +85°C industrial temperature grade (D), and verified support for background data flash rewriting and real-time clock calendar functionality.
Technical Context
The R5F104EDANA#U0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes on-chip debug, self-programming with boot swap, and flash shield window security.
It integrates a 10-bit A/D converter with 16 analog inputs, internal 1.45 V reference and temperature sensor, dual 8-bit D/A outputs, two comparators, and event-driven peripheral control via Event Link Controller (ELC) linking 19–26 event sources to peripherals without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 32 KB code flash with 1 KB block erase, security lock, and self-programming |
| Data Flash | 4 KB with background operation (BGO) and 1M rewrite cycles |
| RAM | 4 KB on-chip SRAM for variables and stack |
| Supply Voltage | 1.6 V to 5.5 V - enables direct battery operation (e.g., 2×AA, Li-ion, or 3.3 V rail) |
| Operating Temp | -40°C to +85°C (Industrial Grade D) - qualified for factory automation and building controls |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active), SNOOZE - extends battery life in intermittent-sensing applications |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch), exposed die pad (recommended to connect to VSS), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and trace clock - supports debug and serial comms simultaneously |
| P01 | RxD1 / TO00 / TRGCLKB | UART receive and timer output - enables full-duplex UART with hardware timing capture |
| P10–P17 | CSI/SPI/I²C/UART/ADC/Comparator I/O | Multiplexed serial and analog interfaces - configurable per peripheral I/O redirection registers (PIOR0/1) |
| P20–P27 | ANI0–ANI7 / AVREFP/AVREFM / ANO0/ANO1 | 8-channel 10-bit ADC input with dedicated reference pins - supports ratiometric sensing and differential measurements |
| P30 | INTP3 / RTC1HZ / SCK00 / SCL00 | Dedicated RTC 1 Hz output and I²C master clock - eliminates need for external RTC interrupt routing |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up - ensures reliable startup under brown-out conditions |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF capacitor to VSS - critical for stable internal voltage regulator operation |
| VDD / VSS | Power supply / Ground | Single 1.6–5.5 V supply - simplifies power design vs. dual-rail MCUs |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA with RTC and LVD active - enables multi-year battery life in wireless sensors |
| Background data flash rewrite | Execute code from flash while updating data flash - enables firmware-safe logging and parameter storage |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining without CPU wake-up - reduces latency and power in event-driven systems |
| Real-time clock with calendar | 99-year calendar, alarm, and auto-correction - eliminates external RTC IC in time-stamped data loggers |
| On-chip debug interface | Fully integrated with Renesas E2 emulator - no external debug header required for development |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Residential electricity meter with tamper detection, load profiling, and secure firmware updates. IC Role / Device Role / Timing Role: Main controller handling metrology sampling (via ADC), secure flash updates, RTC-based billing intervals, and RS-485 communication. Use Value: 32 KB flash stores dual-bank firmware; 4 KB data flash logs consumption history; STOP mode extends battery backup to >10 years. | Use Scenario: Wireless vibration/temperature node in predictive maintenance system with edge analytics. IC Role / Device Role / Timing Role: Sensor aggregator with ADC sampling, FFT preprocessing, low-power sleep scheduling, and BLE UART bridge. Use Value: HALT mode at 66 μA/MHz enables efficient processing; ELC triggers ADC→DMA→CPU chain without wake-up overhead. |
| Building Automation Controller | White Goods UI Panel |
Use Scenario: HVAC zone controller managing fan speed, valve position, and occupancy sensing via PIR. IC Role / Device Role / Timing Role: Real-time coordinator of PWM fans, I²C temperature/humidity sensors, and capacitive touch buttons. Use Value: Integrated 8-bit DAC drives analog gauge; comparator supports zero-crossing detection for AC fan control. | Use Scenario: Front-panel MCU for washing machine displaying cycle status and detecting button presses. IC Role / Device Role / Timing Role: Dedicated UI processor handling LED drivers, buzzer feedback, keypad scanning, and display SPI interface. Use Value: PCLBUZ0/1 timers generate precise audio tones; SNOOZE mode reduces idle power during standby without losing touch state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EEANA#U0 | 48 KB flash, 5.5 KB RAM, same 40-pin HWQFN package and peripherals | Supports larger firmware (e.g., Modbus RTU stack + OTA update handler) | Select when firmware size exceeds 32 KB or additional RAM is needed for buffer-intensive protocols |
| R5F104EDFP#V0 | Same flash/RAM specs but 44-pin LQFP (10×10 mm, 0.8 mm pitch) package | Better thermal dissipation and hand-solderability; requires PCB redesign | Choose for prototyping, legacy board compatibility, or higher-reliability industrial assembly |
Compared with R5F104EDANA#U0, the R5F104EEANA#U0 provides headroom for feature-rich firmware, while the R5F104EDFP#V0 trades compactness for manufacturability and thermal margin - both retain identical peripheral sets and instruction compatibility.
Availability
R5F104EDANA#U0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart metering endpoints, and building automation controllers requiring stable component supply across extended product lifecycles.
Supply support for R5F104EDANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power performance (66 μA/MHz) with rich analog integration and robust industrial qualification - designed specifically for cost-sensitive, battery-operated, and safety-aware embedded control applications.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104EDANA#U0?
The R5F104EDANA#U0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set. The high-speed on-chip oscillator supports ±1.0% accuracy across 1.8–5.5 V and -20°C to +85°C, eliminating need for external crystals in many timing-critical applications. All timing specifications for the R5F104EDANA#U0 are validated per Renesas R01DS0053EJ0340 datasheet Rev. 3.40.
Does the R5F104EDANA#U0 support background data flash rewriting while executing application code?
Yes, the R5F104EDANA#U0 supports Background Operation (BGO) for data flash rewriting. Instructions can be fetched and executed from program flash memory while the data flash is being rewritten - enabling seamless logging, configuration updates, or OTA parameter storage without halting real-time tasks. This capability is confirmed in Section 1.1 "Features" of the R01DS0053EJ0340 datasheet, with 1,000,000 write cycles rated at VDD = 1.8–5.5 V.
What are the supported serial communication interfaces on the R5F104EDANA#U0?
The R5F104EDANA#U0 integrates three UART channels (one with LIN support), up to eight CSI/SPI channels, and four to ten I²C/simplified I²C channels - all configurable via peripheral I/O redirection registers. Pin assignments for these interfaces are fixed per the 40-pin HWQFN pinout in Section 1.3.4 of R01DS0053EJ0340. No external transceivers are required for basic UART or I²C operation, though RS-485 or CAN require companion ICs.
How does the R5F104EDANA#U0 achieve ultra-low power consumption in STOP mode?
The R5F104EDANA#U0 achieves 0.60 μA in STOP mode by disabling the main system clock while retaining power to the RTC module, low-voltage detector (LVD), and associated wakeup logic. This mode maintains calendar time and voltage monitoring without CPU activity. The specification is guaranteed over -40°C to +85°C (Grade D) and is measured with VDD = 3.0 V per Section 1.1 of R01DS0053EJ0340. External crystal oscillators must be disabled to reach this current level.
Is the R5F104EDANA#U0 pin-compatible with other RL78/G14 variants in the same 40-pin HWQFN package?
Yes, all RL78/G14 devices in the 40-pin HWQFN package (e.g., R5F104EAANA#U0, R5F104EEANA#U0, R5F104EGANA#U0) share identical pinouts and electrical characteristics per R01DS0053EJ0340 Section 1.3.4. Function allocation (e.g., UART vs. ADC) is consistent across variants; only memory sizes and some peripheral counts differ. This allows scalable firmware reuse and PCB design flexibility within the family.
R5F104EDANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 9x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104EDANA#U0 FAQ
1.How can I place an order for R5F104EDANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104EDANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104EDANA#U0 reliable?
The price and inventory of R5F104EDANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104EDANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104EDANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104EDANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104EDANA#U0?
R5F104EDANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104EDANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104EDANA#U0?
For technical support, including R5F104EDANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104EDANA#U0 requirements.
6.How does Aetrix verify that R5F104EDANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104EDANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104EDANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104EDANA#U0?
All R5F104EDANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104EDANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104EDANA#U0 part is unused and in its original packaging.
Return procedure for R5F104EDANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104EDANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

