Renesas R5F104EEANA#U0
- Part No.:
- R5F104EEANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104EEANA#U0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:23,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104EEANA#U0 from Renesas is a 40-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 48 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6 V to 5.5 V at up to 32 MHz (44 DMIPS). It integrates 10-bit ADC (16 channels), RTC, UART/SPI/I²C interfaces, and ultra-low-power modes (0.60 μA in STOP with RTC+LVD), targeting battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F104EEANA#U0 datasheet, R5F104EEANA#U0 pinout, R5F104EEANA#U0 application, or R5F104EEANA#U0 equivalent, key selection criteria include its 40-pin 6×6 mm HWQFN package, 48 KB code flash with self-programming, 10-bit ADC accuracy over 1.6–5.5 V supply, and support for LIN-compliant UART in automotive body electronics and home appliance control units.
Technical Context
The R5F104EEANA#U0 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem comprises 48 KB on-chip flash (1 KB block size), 5.5 KB RAM, and 4 KB data flash rated for 1 million rewrites with background operation (BGO).
Peripheral integration includes eight 16-bit timer channels (TAU, RJ, RD, RG), one 12-bit interval timer, calendar RTC with alarm/correction, watchdog timer, 10-bit ADC with internal 1.45 V reference and temperature sensor, and dual-channel 8-bit DAC with real-time output. Serial connectivity spans three UART/LIN channels, up to eight CSI (SPI-compatible) channels, and up to ten I²C/simplified I²C channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 48 KB code flash + 4 KB data flash; 1 KB erase blocks; self-programming with boot swap |
| RAM Size | 5.5 KB on-chip RAM; supports flash library operations starting at FE900H |
| Supply Voltage | 1.6 V to 5.5 V; enables direct interface with 1.8/2.5/3.3 V peripherals |
| ADC Resolution | 10-bit SAR ADC with 16 analog inputs, internal 1.45 V reference, and integrated temperature sensor |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC + LVD), SNOOZE; supports fast wake-up from all modes |
| Operating Temp | −40°C to +85°C (A-grade); qualified for consumer and industrial ambient environments |
| Package | 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch); exposed die pad recommended for thermal management |
Pinout & Package
40-pin HWQFN (6 × 6 mm, 0.5 mm pitch) with exposed die pad; RoHS-compliant, moisture sensitivity level 3. Pin functions include dual UART/LIN channels (TxD2/RxD2, TxD0/RxD0), 16-channel 10-bit ADC inputs (ANI0–ANI19), RTC clock pins (X1/X2), reset (RESET), and power management (REGC, VDD, VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 / P01 | TxD1 / RxD1 UART channel | Full-duplex serial interface for debug or host communication; supports TTL-level signaling |
| P10–P15 | SPI/I²C/UART multiplexed I/O | Configurable peripheral interface group enabling CSI, I²C, or UART via PIOR register settings |
| P20–P27 | ADC input channels ANI0–ANI7 | Dedicated analog inputs with AVREFP/AVREFM references; support single-ended or differential measurement |
| P30 / P31 | RTC1HZ / TI03/TO03 timer | Real-time clock output and general-purpose 16-bit timer I/O; supports pulse generation and capture |
| P121 / P122 | X1 / X2 crystal oscillator | Connects to 32.768 kHz tuning-fork crystal for RTC; supports external clock input on EXCLK |
| REGC | Regulator bypass capacitor | Must be connected to VSS via 0.47–1 μF capacitor to stabilize internal voltage regulator |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw while maintaining RTC and LVD functionality-enables multi-year battery life in remote sensors |
| Data flash BGO | Background operation allows full CPU execution from program memory during 4 KB data flash rewrite-no system interruption |
| Peripheral I/O redirection | PIOR0/PIOR1 registers enable dynamic remapping of UART/SPI/I²C functions to alternate pins-simplifies PCB layout reuse |
| Integrated temperature sensor | On-die sensor calibrated across −40°C to +85°C; usable for thermal compensation without external components |
| LIN-compliant UART | UART channel supports LIN 2.2 physical layer timing and protocol features-direct drop-in for automotive body control modules |
| Hardware DTC & ELC | Data Transfer Controller and Event Link Controller offload CPU from ISR overhead-reduces latency in sensor data acquisition and actuator response |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Standalone electricity/water meter with tamper detection, pulse counting, and wireless backhaul. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing EEPROM logging, and driving optical/IR communication interface. Use Value: 48 KB flash stores firmware + calibration tables; 10-bit ADC achieves ±0.5% metering accuracy; STOP mode extends battery life to >10 years. | Use Scenario: Wireless vibration/temperature node in predictive maintenance systems with edge FFT processing. IC Role / Device Role / Timing Role: Signal acquisition hub sampling analog sensors at 10 kSPS, performing pre-processing, and triggering BLE/Wi-Fi transmission. Use Value: 16-channel ADC captures multi-axis vibration; RTC timestamping ensures synchronized data alignment; low-power modes minimize duty-cycle energy use. |
| Home Appliance Control | Automotive Body Electronics |
Use Scenario: Washing machine main board managing motor drive, water valves, user interface, and safety interlocks. IC Role / Device Role / Timing Role: Central MCU coordinating PWM motor control, relay sequencing, touch panel scanning, and fault monitoring. Use Value: Dual UART supports inverter communication and service port; 8-bit DAC drives buzzer feedback; 4 KB data flash retains usage logs and error history. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN network integration. IC Role / Device Role / Timing Role: LIN slave node receiving commands from body control unit and driving H-bridge/motor drivers. Use Value: LIN-compliant UART meets ISO 17987-4 timing; 16-bit timers generate precise PWM for motor speed control; 0.60 μA STOP mode reduces parasitic drain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EGANA#U0 | 128 KB flash, 16 KB RAM, same 40-pin HWQFN package and peripheral set | Supports larger firmware images and complex protocol stacks (e.g., Modbus RTU + OTA updates) | Select when future firmware expansion or additional feature layers require >48 KB code space |
| R5F104BEANA#U0 | 32 KB flash, 4 KB RAM, identical package and core architecture | Optimized for cost-sensitive, functionally minimal designs (e.g., basic timer-based controllers) | Choose for high-volume production where memory headroom is not required and BOM cost is critical |
Compared with R5F104EGANA#U0 and R5F104BEANA#U0, the R5F104EEANA#U0 delivers optimal balance of memory (48 KB flash/5.5 KB RAM), ultra-low-power capability (0.60 μA STOP), and 40-pin HWQFN footprint-making it ideal for mid-tier industrial and appliance applications requiring field-upgradable firmware without over-provisioning.
Availability
R5F104EEANA#U0 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, and home appliance control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized Renesas distribution channels.
Supply support for R5F104EEANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power performance (66 μA/MHz, 0.60 μA STOP) with rich analog and communication peripherals-designed specifically for cost-sensitive, battery-operated, and energy-efficient embedded systems.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104EEANA#U0?
The R5F104EEANA#U0 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. This rating is measured under standard conditions (VDD = 3.3 V, TA = 25°C) and reflects the RL78 core's 3-stage pipeline efficiency with optimized instruction mix. The R5F104EEANA#U0 maintains this performance across its full 1.6–5.5 V supply range.
Does the R5F104EEANA#U0 support LIN bus communication, and which UART channel implements it?
Yes, the R5F104EEANA#U0 supports LIN 2.2-compliant communication via its UART2 channel (pins P13/TxD2 and P14/RxD2), which includes hardware timing features required for LIN physical layer compliance. The UART2 module supports automatic sync-break detection, checksum calculation, and configurable baud rates down to 1.2 kbps-meeting ISO 17987-4 requirements for automotive body electronics applications.
What is the data flash endurance specification and voltage range for rewriting the R5F104EEANA#U0?
The R5F104EEANA#U0 specifies 1,000,000 write/erase cycles (typical) for its 4 KB data flash memory, with guaranteed operation across the full supply range of VDD = 1.8 V to 5.5 V. Rewrites can be performed in background operation (BGO) mode, allowing concurrent CPU execution from program memory-critical for logging and configuration storage in field-deployed devices.
How is the REGC pin used on the R5F104EEANA#U0, and what capacitor value is required?
The REGC pin on the R5F104EEANA#U0 connects to the internal voltage regulator's bypass node and must be tied to VSS via a 0.47 μF to 1.0 μF ceramic capacitor. This capacitor stabilizes the regulator output during transient load changes and ensures reliable operation of the on-chip oscillators and analog peripherals. Failure to install this capacitor may cause erratic reset behavior or ADC inaccuracies.
Which pins on the R5F104EEANA#U0 support the real-time clock (RTC) function, and what crystal frequency is required?
The R5F104EEANA#U0 uses pins P121 (X1) and P122 (X2) for the 32.768 kHz tuning-fork crystal required by the RTC module. These pins support both crystal and external clock input modes. The RTC provides calendar functionality (99-year range), alarm interrupt, and clock correction-operating independently in STOP mode with only 0.60 μA current draw when powered from VDD.
R5F104EEANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 9x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104EEANA#U0 FAQ
1.How can I place an order for R5F104EEANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104EEANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104EEANA#U0 reliable?
The price and inventory of R5F104EEANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104EEANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104EEANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104EEANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104EEANA#U0?
R5F104EEANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104EEANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104EEANA#U0?
For technical support, including R5F104EEANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104EEANA#U0 requirements.
6.How does Aetrix verify that R5F104EEANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104EEANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104EEANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104EEANA#U0?
All R5F104EEANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104EEANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104EEANA#U0 part is unused and in its original packaging.
Return procedure for R5F104EEANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104EEANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

