Renesas R5F104EEGNA#20
- Part No.:
- R5F104EEGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104EEGNA#20.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:900
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104EEGNA#20 from Renesas is a 40-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 48 KB flash, 5.5 KB RAM, and 4 KB data flash, operating at 1.6–5.5 V. It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 10-bit ADC (16 channels), UART/I²C/CSI interfaces, RTC, and on-chip debug. Used in battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F104EEGNA#20 datasheet, R5F104EEGNA#20 pinout, R5F104EEGNA#20 application, or R5F104EEGNA#20 equivalent, key selection criteria include its 40-pin 6×6 mm HWQFN-0.5 mm pitch package, 48 KB code flash with self-programming and flash shield window, 10-bit ADC with internal reference and temperature sensor, and support for LIN-bus via UART.
Technical Context
The R5F104EEGNA#20 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It includes a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes triggered by 19–26 event sources via the Event Link Controller (ELC).
Its peripheral set includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, real-time clock with calendar/alarm/correction, watchdog timer, 8-bit D/A converter (up to 2 channels), and comparator (up to 2 channels) with selectable internal/external reference voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS; supports high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) |
| Memory | 48 KB code flash (1 KB block size), 4 KB data flash (1M rewrite cycles), 5.5 KB RAM |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (16 input channels, internal 1.45 V ref, integrated temperature sensor), 8-bit DAC (2 channels, 0–VDD output) |
| Serial Interfaces | 3–4 UART/LIN channels, 4–10 I²C/simplified I²C channels, 3–8 CSI (SPI-compatible) channels |
| Timers & Clock | Timer Array Unit (TAU): up to 8 channels; RTC with calendar (99-year), alarm, correction; 12-bit interval timer |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Complies with JEDEC MO-220 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; 16-bit timer input; trace clock A - enables synchronous debug and time-stamped event capture |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; 16-bit timer output; trace clock B - supports full-duplex serial comms and precise timing outputs |
| P10–P17 | CSI1/SPI1, UART2, I²C1, TRDIOx | Multi-function serial interface group - configurable as master/slave SPI, UART, or I²C with hardware flow control and event linking |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM / ANO0 / ANO1 | 10-bit ADC analog inputs (8 channels), differential reference pins, and analog outputs - supports ratiometric sensing and precision measurement |
| P30–P31 | RTC1HZ / SCK00 / INT3 / TI03 / TO03 | Real-time clock 1 Hz output, SPI0 clock, external interrupt, and 16-bit timer I/O - enables low-power wake-up and synchronized peripheral control |
| P50–P51 | RxD0 / SI00 / TOOLRxD / TxD0 / SO00 / TOOLTxD | On-chip debug UART interface - provides non-intrusive programming and real-time trace without dedicated debug port pins |
| RESET | Active-low reset input | Asynchronous reset with internal POR and LVD - ensures deterministic startup across 1.6–5.5 V supply range |
| REGC | Regulator bypass capacitor terminal | Must connect 0.47–1 µF capacitor to VSS - stabilizes internal voltage regulator for reliable low-power operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.60 μA STOP mode with RTC + LVD active - extends battery life in always-on sensor nodes beyond 10 years |
| Self-programmable flash | Boot swapping and flash shield window enable secure firmware updates without external programmer or system halt |
| Background data flash rewrite | BGO allows full CPU execution from program memory during 4 KB data flash erase/write - eliminates latency in logging applications |
| Event-driven peripheral control | ELC links 19–26 event sources directly to peripherals (e.g., ADC trigger → DMA → UART TX) - reduces CPU load and ISR overhead |
| Hardware-assisted LIN communication | UART with automatic sync-break detection, checksum generation, and ID filtering - meets ISO 17987-4 for automotive body electronics |
| Dedicated debug interface | Single-wire on-chip debug (SWD) via P50/P51 - eliminates need for JTAG header, saving PCB space and BOM cost |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
|
Use Scenario: Residential electricity meter with pulse counting, tamper detection, and wireless reporting. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, RTC-based billing intervals, and sub-GHz RF module UART interface. Use Value: 10-bit ADC with internal reference and temperature sensor enables accurate current/voltage measurement without external precision references; 4 KB data flash stores tariff tables and usage logs with 1M rewrite endurance. |
Use Scenario: Wireless vibration/temperature node in predictive maintenance systems. IC Role / Device Role / Timing Role: Low-power acquisition engine triggering ADC reads on motion interrupt, timestamping samples via RTC, and buffering data for BLE transmission. Use Value: 0.60 μA STOP mode with RTC wake-up allows multi-year battery life; ELC-triggered ADC→DTC→RAM transfer eliminates CPU polling and reduces active time per sample. |
| Home Appliance Control | Automotive Body Control |
|
Use Scenario: Washing machine main board controlling motor drive, water valves, and user interface. IC Role / Device Role / Timing Role: System manager coordinating PWM motor control, relay drivers, capacitive touch sensing, and display backlight dimming. Use Value: 8-bit DAC drives analog backlight control; 16-bit TAU timers generate precise motor phase PWM; LIN-capable UART interfaces with door lock and lighting modules. |
Use Scenario: Seat control module managing position memory, heating elements, and LIN communication. IC Role / Device Role / Timing Role: LIN slave node executing position feedback via ADC, heater PWM control via TAU, and fault reporting over LIN bus. Use Value: Hardware LIN compliance (sync-break, checksum, ID filter) ensures interoperability with OEM master ECUs; -40°C to +105°C rating meets automotive Grade G requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EGGNA#20 | 128 KB flash, 16 KB RAM, same 40-pin HWQFN package and peripheral set | Supports larger firmware (e.g., OTA update stack + encryption) and extended data logging buffers | Select when firmware size exceeds 48 KB or >5.5 KB RAM is required for real-time analytics |
| R5F104EEGNA#30 | Identical electrical specs and pinout; differs only in packaging specification (embossed tape vs. tray) | No functional difference - used for automated SMT placement where tape-and-reel feed is required | Choose #30 for high-volume production lines using pick-and-place machines with tape feeders |
Compared with R5F104EGGNA#20, the R5F104EEGNA#20 offers optimized cost and footprint for fixed-function devices with stable firmware, while R5F104EEGNA#30 provides identical silicon in tape format for scalable manufacturing - neither requires PCB redesign or firmware adaptation.
Availability
R5F104EEGNA#20 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, home appliance control, and automotive body electronics requiring stable component supply and long-term lifecycle support.
Supply support for R5F104EEGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G14 family is designed for ultra-low-power general-purpose embedded control - balancing performance, energy efficiency, and integration for cost-sensitive industrial and consumer applications.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating of the R5F104EEGNA#20?
The R5F104EEGNA#20 operates at up to 32 MHz and delivers 44 DMIPS. This performance level is achieved using the RL78 CPU core's 3-stage pipeline and high-speed on-chip oscillator, which maintains ±1.0% accuracy across 1.8–5.5 V and -40°C to +105°C. The R5F104EEGNA#20 sustains this speed while consuming only 66 μA per MHz in active mode.
Does the R5F104EEGNA#20 support LIN bus communication, and how is it implemented?
Yes, the R5F104EEGNA#20 supports LIN bus communication through its UART peripherals, which include hardware features required by ISO 17987-4: automatic sync-break detection, checksum generation (classic and enhanced), and identifier filtering. The R5F104EEGNA#20 uses UART2 or UART3 configured in LIN mode, eliminating need for external transceivers in slave-node applications such as automotive seat controls.
What are the flash memory configuration details for the R5F104EEGNA#20, including block size and security features?
The R5F104EEGNA#20 contains 48 KB of code flash memory organized in 1 KB blocks, enabling granular erase operations. It supports flash shield window for secure firmware updates and prohibits block erase/rewrite in protected regions. The R5F104EEGNA#20 also includes boot swapping capability and on-chip debug lock to prevent unauthorized access during development and field deployment.
How does the R5F104EEGNA#20 achieve ultra-low-power operation, and what are its lowest power states?
The R5F104EEGNA#20 achieves ultra-low-power operation via multiple low-power modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except RTC/LVD), and SNOOZE (selected peripherals active while CPU sleeps). Its lowest state is STOP mode drawing just 0.60 μA with RTC and LVD operational - verified at VDD = 1.8–5.5 V and TA = -40°C to +105°C. The R5F104EEGNA#20 enters STOP mode in under 5 µs.
What analog peripherals are integrated into the R5F104EEGNA#20, and what are their key specifications?
The R5F104EEGNA#20 integrates a 10-bit successive-approximation ADC with 16 input channels, internal 1.45 V reference voltage, and integrated temperature sensor; an 8-bit DAC with up to two output channels (0–VDD range); and up to two comparators with selectable internal/external reference. These analog resources operate across the full 1.6–5.5 V supply range and support background operation during flash rewrites - all confirmed in the R5F104EEGNA#20 datasheet Rev. 3.70.
R5F104EEGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 9x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104EEGNA#20 FAQ
1.How can I place an order for R5F104EEGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104EEGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104EEGNA#20 reliable?
The price and inventory of R5F104EEGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104EEGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104EEGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104EEGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104EEGNA#20?
R5F104EEGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104EEGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104EEGNA#20?
For technical support, including R5F104EEGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104EEGNA#20 requirements.
6.How does Aetrix verify that R5F104EEGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104EEGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104EEGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104EEGNA#20?
All R5F104EEGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104EEGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104EEGNA#20 part is unused and in its original packaging.
Return procedure for R5F104EEGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104EEGNA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

