Renesas R5F104EFANA#U0
- Part No.:
- R5F104EFANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
R5F104EFANA#U0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 40HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,213
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104EFANA#U0 from Renesas is a 40-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 64 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40 to +85°C (A-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates UART, I²C, CSI, 16-bit timers, 10-bit ADC (16 channels), and on-chip RTC for embedded control in battery-powered industrial sensors.
For engineers reviewing the R5F104EFANA#U0 datasheet, R5F104EFANA#U0 pinout, R5F104EFANA#U0 application, or R5F104EFANA#U0 equivalent, key selection criteria include its 40-pin 6×6 mm HWQFN package, 64 KB code flash with self-programming and security lock, real-time clock with calendar/alarm, and support for low-voltage operation down to 1.6 V in consumer-grade ambient conditions.
Technical Context
The R5F104EFANA#U0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It supports multiply/divide/accumulate instructions and 1 MB address space across four register banks.
Its peripheral set includes 3 UART/LIN channels, up to 10 I²C/simplified I²C channels, 3–8 CSI channels, 8–12 16-bit timer channels (TAU, RJ, RD, RG), 12-bit interval timer, watchdog timer, and background data flash rewriting (BGO) with 1M write cycles endurance at VDD = 1.8–5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Clock Speed | 32 MHz - delivers 44 DMIPS for deterministic real-time control |
| Flash Memory | 64 KB code flash with 1 KB block size, security lock, and self-programming |
| Data Flash | 4 KB with background operation (BGO), 1M rewrite cycles, 1.8–5.5 V programming |
| RAM | 5.5 KB on-chip SRAM for stack, variables, and firmware execution |
| ADC | 10-bit resolution, 16 analog input channels, internal 1.45 V reference and temperature sensor |
| Power Supply | 1.6–5.5 V single supply - enables direct interface with 1.8/2.5/3.3 V peripherals |
| Operating Temp | -40 to +85°C (A-grade) - qualified for consumer and industrial ambient environments |
Pinout & Package
Package: 40-pin HWQFN (6 × 6 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock input - supports asynchronous serial and timing capture |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive, timer output, and debug clock output - enables full-duplex comms and trigger synchronization |
| P10–P17 | CSI1/SPI1, I²C1, UART2, TRDIOx | Multiplexed serial interfaces - configurable as master/slave SPI, I²C, or LIN-capable UART with event-linked I/O |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM | 8-channel analog input bank with dedicated reference pins - supports ratiometric sensing and precision measurement |
| P30–P31 | RTC1HZ / SCK00 / INTP3 / TI03 / TO03 | Real-time clock output, SPI clock, external interrupt, and timer I/O - enables time-stamped events and peripheral control |
| P50–P51 | RxD0 / TxD0 / TOOLRxD / TOOLTxD | On-chip debug UART channel - provides non-intrusive firmware upload and runtime monitoring without external adapters |
| RESET | Active-low reset input | Asynchronous hardware reset with internal POR and LVD - ensures reliable startup under brown-out conditions |
| VDD / VSS | Power supply / ground | Single 1.6–5.5 V supply with decoupling via REGC capacitor - simplifies power design for compact PCBs |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables multi-year battery life in sensor nodes; 0.60 μA RTC+LVD mode retains time and voltage monitoring |
| On-chip high-accuracy oscillator | ±1.0% over -20 to +85°C eliminates need for external crystal in cost-sensitive designs |
| Event Link Controller (ELC) | Links 19–26 peripheral events without CPU intervention - reduces latency and frees CPU for application logic |
| Data Flash BGO | Allows concurrent program execution and data logging - critical for firmware updates and black-box recording |
| Peripheral I/O redirection | Reassigns functions like UART or timer outputs to alternate pins via PIOR registers - improves PCB layout flexibility |
| Integrated LVD with 14-level selection | Configurable voltage detection for graceful shutdown or low-power state transition - avoids data corruption during supply dip |
Applications
| Smart Home Sensor Node | Industrial Motor Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity/motion sensor transmitting data via UART-to-LoRa gateway. IC Role / Device Role / Timing Role: Main system controller executing sensor readout, calibration, sleep scheduling, and UART framing. Use Value: 66 μA/MHz active current and 0.60 μA RTC+LVD mode extend CR2032 battery life beyond 5 years with hourly reporting. | Use Scenario: Compact enclosure-mounted module measuring motor winding temperature and current via ADC and isolator feedback. IC Role / Device Role / Timing Role: Real-time data acquisition engine with 10-bit ADC sampling at 100 kSPS and timestamping via RTC calendar. Use Value: Integrated 1.45 V reference and temperature sensor enable drift-compensated thermal monitoring without external components. |
| White Goods Control Panel | Medical Diagnostic Handheld |
Use Scenario: Front-panel MCU managing keypad scan, LED backlight PWM, buzzer alerts, and communication with main appliance controller. IC Role / Device Role / Timing Role: Human interface coordinator using PCLBUZ, timer PWM, and GPIO with key interrupt capability. Use Value: On-chip buzzer output controller and programmable pull-up resistors reduce BOM count by 3 passive components per key. | Use Scenario: Portable blood glucose meter requiring precise analog front-end control, low-power display refresh, and USB-serial bridge. IC Role / Device Role / Timing Role: Signal conditioning and protocol handler using 10-bit ADC, UART with LIN support, and RTC alarm for test reminders. Use Value: 1.6 V minimum operating voltage allows direct use of single-cell Li-ion (2.7–4.2 V) without buck regulator, shrinking footprint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104EGANA#U0 | Same 40-pin HWQFN package, but 128 KB flash, 16 KB RAM, 8 KB data flash | Required for larger firmware images or extended data logging buffers | Select when >64 KB code space or >4 KB persistent storage is needed; pin-compatible upgrade path |
| R5F104EEANA#U0 | Same 40-pin HWQFN, 48 KB flash, 5.5 KB RAM, 4 KB data flash, identical peripherals | Suitable for cost-optimized designs where 16 KB less flash is acceptable | Choose for legacy firmware porting or reduced memory footprint; same pinout and driver compatibility |
Compared with R5F104EFANA#U0, R5F104EGANA#U0 offers scalable code density for feature-rich firmware, while R5F104EEANA#U0 provides a lower-cost entry point with identical I/O and timing performance - both retain full peripheral and toolchain compatibility.
Availability
R5F104EFANA#U0 is available at Aetrix Electronics and suitable for smart home sensors, industrial motor monitors, and white goods control panels requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F104EFANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets general-purpose embedded control with emphasis on ultra-low power, integrated analog, and flexible serial connectivity - designed for cost-sensitive, battery-operated, and industrial edge devices.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104EFANA#U0?
The R5F104EFANA#U0 operates at a maximum frequency of 32 MHz and achieves 44 DMIPS (Dhrystone MIPS) under standard benchmark conditions. This performance level is enabled by the RL78 CPU core's 3-stage pipeline and optimized instruction set, supporting real-time deterministic execution for control loops and communication stacks in the R5F104EFANA#U0.
Does the R5F104EFANA#U0 support in-circuit debugging, and what interface is used?
Yes, the R5F104EFANA#U0 supports full in-circuit debugging via its on-chip debug interface using the dedicated P50 (TOOLRxD) and P51 (TOOLTxD) pins. These pins implement a UART-based debug channel compatible with Renesas E2 studio and CS+ IDEs, enabling firmware download, breakpoint setting, and real-time variable inspection without requiring additional JTAG/SWD hardware in the R5F104EFANA#U0.
What are the flash memory configuration options and security features available on the R5F104EFANA#U0?
The R5F104EFANA#U0 includes 64 KB of code flash organized in 1 KB blocks, with programmable security features including block erase prohibition and flash shield window function. It supports self-programming with boot swap capability, allowing safe firmware updates and dual-bank operation. All flash operations occur within the specified 1.8–5.5 V VDD range, and the R5F104EFANA#U0 implements write-protection bits to prevent accidental overwrites.
Can the R5F104EFANA#U0 operate from a single 1.8 V supply, and what peripherals remain functional at that voltage?
Yes, the R5F104EFANA#U0 operates from a single 1.6–5.5 V supply, so 1.8 V is fully supported. At 1.8 V, all core functions, 10-bit ADC (with internal 1.45 V reference), UART, I²C, CSI, 16-bit timers, RTC, and LVD remain operational. The high-speed on-chip oscillator maintains ±1.0% accuracy, and the 64 KB flash supports read/write at this voltage - making the R5F104EFANA#U0 suitable for direct interfacing with 1.8 V logic families.
How many analog input channels does the R5F104EFANA#U0 support, and what ADC resolution and reference options are available?
The R5F104EFANA#U0 supports 16 analog input channels with 10-bit resolution. It provides selectable reference sources: external AVREFP/AVREFM pins or internal 1.45 V reference. The ADC operates across the full 1.6–5.5 V VDD range and includes an integrated temperature sensor for system-level thermal monitoring - all accessible without external components in the R5F104EFANA#U0.
R5F104EFANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 40-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 9x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104EFANA#U0 FAQ
1.How can I place an order for R5F104EFANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104EFANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104EFANA#U0 reliable?
The price and inventory of R5F104EFANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104EFANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104EFANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104EFANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104EFANA#U0?
R5F104EFANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104EFANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104EFANA#U0?
For technical support, including R5F104EFANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104EFANA#U0 requirements.
6.How does Aetrix verify that R5F104EFANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104EFANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104EFANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104EFANA#U0?
All R5F104EFANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104EFANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104EFANA#U0 part is unused and in its original packaging.
Return procedure for R5F104EFANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104EFANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

