Renesas R5F104FEAFP#30
- Part No.:
- R5F104FEAFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
R5F104FEAFP#30.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,078
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104FEAFP#30 from Renesas is a 44-pin LQFP, 48 KB flash, 5.5 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), used in battery-powered industrial sensor nodes and smart metering interfaces.
For engineers reviewing the R5F104FEAFP#30 datasheet, R5F104FEAFP#30 pinout, R5F104FEAFP#30 application, or R5F104FEAFP#30 equivalent, key selection criteria include its 44-pin LQFP-0.8 mm pitch package, 48 KB code flash + 4 KB data flash, integrated 10-bit 20-channel ADC with internal reference, dual UART/LIN support, and -40°C to +85°C industrial temperature grade.
Technical Context
The R5F104FEAFP#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed on-chip oscillator) to 30.5 µs (32.768 kHz subsystem clock). It integrates a Data Transfer Controller (DTC) for autonomous memory transfers triggered by 19–26 event sources via the Event Link Controller (ELC).
Peripheral integration includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, calendar-capable real-time clock (RTC), watchdog timer, 8/10-bit ADC with temperature sensor and 1.45 V internal reference, and 8-bit DAC with real-time output function - all operating across the full 1.6–5.5 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock | 32 MHz (44 DMIPS); on-chip oscillator selectable from 1–64 MHz with ±1.0% accuracy |
| Memory | 48 KB code flash (1 KB block size), 4 KB data flash (1M rewrite cycles), 5.5 KB RAM |
| ADC | 10-bit resolution, 20 analog inputs, internal 1.45 V reference and temperature sensor |
| Timers | 8× 16-bit TAU channels, 1× 12-bit interval timer, 1× calendar RTC, 1× watchdog timer |
| Serial I/O | 3× UART/LIN, 4× CSI (SPI-compatible), 4× I²C/simplified I²C channels |
| Supply & Temp | 1.6–5.5 V operation; -40°C to +85°C industrial grade (D-grade) |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), JEDEC standard PLQP0044GC-A footprint, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trace clock A for debug interface |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; trace clock B for debug interface |
| P10–P17 | CSI1/SPI1, UART2, I²C1, TRDIOx | Multi-function serial peripheral group supporting daisy-chain SPI, LIN, and I²C master/slave |
| P121/P122 | X1 / X2 (crystal oscillator) | Supports 32.768 kHz crystal for RTC or external 1–20 MHz clock source |
| P137 | INTP0 (external interrupt) | Dedicated wake-up interrupt pin with configurable sensitivity for low-power mode entry |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset ICs or power monitor outputs |
| VDD/VSS | Power supply pins | Single 1.6–5.5 V supply; decoupling required per datasheet layout guidelines (REGC capacitor mandatory) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD), SNOOZE (peripheral-triggered wake-up without CPU restart) |
| Data Flash BGO | Background operation enables concurrent program execution during 4 KB data flash rewrites at full VDD range (1.8–5.5 V) |
| Peripheral I/O redirection | PIOR0/PIOR1 registers allow dynamic remapping of UART, CSI, and I²C functions to alternate pins without PCB change |
| On-chip debug | Fully integrated on-chip debug interface with trace clock support (TRGCLKA/B) and no external JTAG header required |
| Security functions | Flash block erase/write prohibition and boot swapping prevent unauthorized firmware modification and enable secure OTA updates |
Applications
| Industrial Sensor Node | Smart Energy Meter Interface |
|---|---|
Use Scenario: Battery-operated temperature/humidity/pressure node with wireless telemetry. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, low-power scheduling, and UART-to-LoRaWAN bridge timing. Use Value: 0.60 μA STOP mode extends 10-year battery life; 20-channel ADC supports multi-sensor analog front-end without external mux. | Use Scenario: DIN-rail mounted electricity meter with RS-485 communication and tamper detection. IC Role / Device Role / Timing Role: Communication co-processor handling DLMS/COSEM protocol stack and precise time-stamping via calendar RTC. Use Value: LIN-capable UART simplifies connection to metrology ASIC; 4 KB data flash stores tariff tables and event logs with 1M-cycle endurance. |
| Home Appliance Control Panel | Factory Automation I/O Module |
Use Scenario: Touch-enabled HVAC control panel with buzzer feedback and LED indicators. IC Role / Device Role / Timing Role: Human interface manager driving capacitive touch sensing, PCLBUZ1-controlled audio alerts, and PWM LED dimming. Use Value: Integrated 8-bit DAC provides smooth buzzer waveform generation; on-chip key interrupt reduces MCU polling overhead. | Use Scenario: DIN-rail PLC expansion module with digital input/output and fieldbus interface. IC Role / Device Role / Timing Role: Fieldbus protocol handler (Modbus RTU over UART) with deterministic timing via ELC-linked timer triggers. Use Value: Event Link Controller enables hardware-synchronized I/O sampling and response within <1 µs jitter, eliminating software latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GEAFP#30 | 128 KB flash, 16 KB RAM, same 44-pin LQFP package and peripheral set | Required for larger firmware images or extended data logging buffers | Select when >48 KB flash is needed but pin compatibility and toolchain reuse are mandatory |
| STM8L152R8T6 | 8-bit STM8 core, 64 KB flash, 4 KB RAM, 64-pin LQFP, 1.8–3.6 V only | Limited to lower-complexity control tasks; no LIN or ELC support | Consider only for cost-sensitive, voltage-restricted designs where 16-bit performance and advanced peripherals are unnecessary |
Compared with R5F104GEAFP#30, the R5F104FEAFP#30 trades flash/RAM capacity for lower BOM cost and reduced power in memory-constrained deployments; versus STM8L152R8T6, it delivers 2.5× DMIPS, full LIN compliance, and broader voltage tolerance - critical for mixed-supply industrial systems.
Availability
R5F104FEAFP#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meter interfaces, and home appliance control panels requiring stable component supply and long-term manufacturing support.
Supply support for R5F104FEAFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose applications - emphasizing rapid development, robust peripheral integration, and seamless migration from legacy 8/16-bit platforms.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104FEAFP#30?
The R5F104FEAFP#30 operates at up to 32 MHz using its high-accuracy on-chip oscillator (±1.0%), delivering 44 DMIPS. Its RL78 CPU core supports variable instruction timing - as fast as 0.03125 µs per instruction at 32 MHz or as slow as 30.5 µs at 32.768 kHz - enabling dynamic power/performance scaling in the R5F104FEAFP#30 without external clock components.
Does the R5F104FEAFP#30 support LIN bus communication, and how is it implemented?
Yes, the R5F104FEAFP#30 supports LIN 2.2-compliant communication through its UART peripherals, which include dedicated LIN break detection, sync field processing, and checksum calculation hardware. This capability is enabled on UART2 (P13/P14) and UART0 (P50/P51) with automatic baud rate adjustment - a key feature distinguishing the R5F104FEAFP#30 from basic UART-only MCUs in industrial networking applications.
What are the data flash endurance and voltage requirements for rewriting the R5F104FEAFP#30?
The R5F104FEAFP#30 provides 4 KB of data flash rated for 1,000,000 write/erase cycles (typical) with background operation (BGO) support. Rewrites are guaranteed across the full VDD range of 1.8 V to 5.5 V, allowing in-field firmware parameter updates without power rail conditioning - a critical reliability feature confirmed in the R5F104FEAFP#30 datasheet section "Data Flash Memory".
How does the R5F104FEAFP#30 achieve ultra-low-power operation in STOP mode?
The R5F104FEAFP#30 achieves 0.60 μA STOP mode current by retaining only the real-time clock (RTC) and low-voltage detector (LVD) circuits while disabling the CPU, flash, RAM, and all peripherals except those explicitly enabled for wake-up. This state is entered via software command and exited by external interrupt (e.g., INTP0 on P137) or RTC alarm - a verified specification in the R5F104FEAFP#30 electrical characteristics table.
Is the R5F104FEAFP#30 pin-compatible with other RL78/G14 variants in the same 44-pin LQFP package?
Yes, all RL78/G14 devices in the 44-pin LQFP-0.8 mm pitch package (e.g., R5F104FAAFP#30, R5F104FFAFP#30, R5F104FGAFP#30) share identical pinouts and electrical characteristics per the R5F104FEAFP#30 datasheet Figure 1-1 and Table 1-1. This allows direct substitution within the same memory/feature tier - though firmware must be validated for peripheral enablement differences between variants.
R5F104FEAFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 44-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104FEAFP#30 FAQ
1.How can I place an order for R5F104FEAFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104FEAFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104FEAFP#30 reliable?
The price and inventory of R5F104FEAFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104FEAFP#30 is usually 5 days.
3.What payment methods are accepted for R5F104FEAFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104FEAFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104FEAFP#30?
R5F104FEAFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104FEAFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104FEAFP#30?
For technical support, including R5F104FEAFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104FEAFP#30 requirements.
6.How does Aetrix verify that R5F104FEAFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F104FEAFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104FEAFP#30 meets industry standards.
7.What is the process for return or replacement of R5F104FEAFP#30?
All R5F104FEAFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104FEAFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104FEAFP#30 part is unused and in its original packaging.
Return procedure for R5F104FEAFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104FEAFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

